User configurable Xilinx FPGA with 300,000 (TPMC630-1x) or 600,000 (TPMC630-2x) system gates; Flash device in-system programmable; 32 bit PCI target interface by PLX PCI9030; FPGA clock options: Local clock oscillator / PLL programmable clock generator (200 KHz - 166 MHz), 6 clock outputs connected to FPGA; I/O lines: 64 TTL I/O (TPMC630-x0x), 32 differential I/O (TPMC630-x1x) or 32 TTL I/O and 16 differential I/O (TPMC630-x2x) / TTL signaling voltage (maximum current: +/-24 mA) or EIA-422/-485 signaling level / direction individually programmable; I/O access: 64 I/O lines on HD68 front connector, parallel to up to 64 I/O lines on rear connector P14; Operating temperature: -40°C to +85°C