

TA114

1.2 m cable with one male HDRA100 connector and two male HD50 connectors

Version 1.0

User Manual

Issue 1.0.0 July 2017



TA114-10R

1.2 m cable with one male HDRA100 connector and two male HD50 connectors

This document contains information, which is proprietary to TEWS TECHNOLOGIES GmbH. Any reproduction without written permission is forbidden.

TEWS TECHNOLOGIES GmbH has made any effort to ensure that this manual is accurate and complete. However TEWS TECHNOLOGIES GmbH reserves the right to change the product described in this document at any time without notice.

TEWS TECHNOLOGIES GmbH is not liable for any damage arising out of the application or use of the device described herein.

Style Conventions

Hexadecimal characters are specified with prefix 0x, i.e. 0x029E (that means hexadecimal value 029E).

For signals on hardware products, an ,Active Low' is represented by the signal name with # following, i.e. IP RESET#.

Access terms are described as:

W Write Only
R Read Only
R/W Read/Write
R/C Read/Clear
R/S Read/Set

©2017 by TEWS TECHNOLOGIES GmbH

All trademarks mentioned are property of their respective owners.



Issue		Description	Date
	1.0.0	Initial issue	July 2017



Table of Contents

1	PRODUCT DESCRIPTION
2	PIN ASSIGNMENT – I/O CONNECTOR
_	2.1 X1 to X2
	2.2 X1 to X3
3	ASSEMBLY DRAWING



List of Figures

FIGURE 3-1: ASSEMBLY DRAWING	
List of Tables	
TABLE 2-1: PIN ASSIGNMENT PART A (X1 TO X2)	7
TABLE 2-2 - PIN ASSIGNMENT PART B (X1 TO X3)	g



1 Product Description

The TA114 represents an adequate connection from a HDRA100 module connector to two standard HD50 connectors.

On one side of the shielded cable a 100 contacts Honda HDRA connector is mounted. On the other side two 50 contacts Honda HD (SCSI-2 type compatible) connectors provide a more common connection.

The TA114 Cable in combination with two TA201 HD50 Terminal Blocks can be used for prototyping and also for series.

The cable length of the TA114 is at least 1.2 m.

The permissible maximum voltage for the TA114 is 30V DC.



2 Pin Assignment – I/O Connector

2.1 X1 to X2

X1 HDRA100	X2 HD50		X1 HDRA100	X2 HD50
1	1	twisted	51	26
2	2	twisted	52	27
3	3	twisted	53	28
4	4	twisted	54	29
5	5	twisted	55	30
6	6	twisted	56	31
7	7	twisted	57	32
8	8	twisted	58	33
9	9	twisted	59	34
10	10	twisted	60	35
11	11	twisted	61	36
12	12	twisted	62	37
13	13	twisted	63	38
14	14	twisted	64	39
15	15	twisted	65	40
16	16	twisted	66	41
17	17	twisted	67	42
18	18	twisted	68	43
19	19	twisted	69	44
20	20	twisted	70	45
21	21	twisted	71	46
22	22	twisted	72	47
23	23	twisted	73	48
24	24	twisted	74	49
25	25	twisted	75	50

Table 2-1: Pin Assignment Part A (X1 to X2)



2.2 X1 to X3

X1 HDRA100	X3 HD50		X1 HDRA100	X3 HD50
26	1	twisted	76	26
27	2	twisted	77	27
28	3	twisted	78	28
29	4	twisted	79	29
30	5	twisted	80	30
31	6	twisted	81	31
32	7	twisted	82	32
33	8	twisted	83	33
34	9	twisted	84	34
35	10	twisted	85	35
36	11	twisted	86	36
37	12	twisted	87	37
38	13	twisted	88	38
39	14	twisted	89	39
40	15	twisted	90	40
41	16	twisted	91	41
42	17	twisted	92	42
43	18	twisted	93	43
44	19	twisted	94	44
45	20	twisted	95	45
46	21	twisted	96	46
47	22	twisted	97	47
48	23	twisted	98	48
49	24	twisted	99	49
50	25	twisted	100	50

Table 2-2: Pin Assignment Part B (X1 to X3)



3 **Assembly Drawing**




Figure 3-1: Assembly Drawing