

*The Embedded I/O Company*



# TCP460

**16 Channel Serial Interface RS232/RS422**

Version 1.0

## User Manual

Issue 1.0.6

August 2014

---

TEWS TECHNOLOGIES GmbH

Am Bahnhof 7 25469 Halstenbek, Germany  
Phone: +49 (0) 4101 4058 0 Fax: +49 (0) 4101 4058 19  
e-mail: [info@tews.com](mailto:info@tews.com) www.tews.com



<b>Issue</b>	<b>Description</b>	<b>Date</b>
1.0	First Issue	June 2005
1.1	Configuration EEPROM data & Pinout clarification	October 2005
1.2	Channel numbering clarification	August 2006
1.3	New address TEWS LLC	September 2006
1.4	Changed RS422 Transceiver	October 2006
1.0.5	New notation for HW Engineering Documentation Releases	August 2009
1.0.6	General Revision	August 2014

# Table of Contents

<b>1</b>	<b>PRODUCT DESCRIPTION .....</b>	<b>6</b>
<b>2</b>	<b>TECHNICAL SPECIFICATION .....</b>	<b>7</b>
<b>3</b>	<b>CPCI/PCI INTERFACE .....</b>	<b>9</b>
3.1	Secondary PCI Bus Overview .....	10
3.2	PCI2050B PCI-to-PCI Bridge General Info .....	10
<b>4</b>	<b>XR17D158 OCTAL PCI-UART .....</b>	<b>11</b>
4.1	PCI Configuration Space Registers (PCR) .....	11
4.2	Device Configuration Space .....	12
4.2.1	UART Register Sets .....	13
4.2.2	Device Configuration Registers .....	14
4.2.3	UART Configuration Registers .....	15
4.3	Configuration EEPROM .....	17
<b>5</b>	<b>CONFIGURATION HINTS .....</b>	<b>20</b>
<b>6</b>	<b>PROGRAMMING HINTS .....</b>	<b>21</b>
6.1	UART Baud Rate Programming .....	21
<b>7</b>	<b>PIN ASSIGNMENT – I/O CONNECTOR .....</b>	<b>23</b>
7.1	Front Panel I/O Connector .....	24
7.1.1	TCP460-x0R .....	24
7.1.2	TCP460-x1R .....	25
7.1.3	TCP460-x2R .....	26
7.1.4	TCP460-x3R .....	27
7.1.5	TCP460-x4R .....	28
7.2	CompactPCI Back I/O .....	29
7.2.1	TCP460-20R .....	29
7.2.2	TCP460-21R .....	30
7.2.3	TCP460-22R .....	31
7.2.4	TCP460-23R .....	32
7.2.5	TCP460-24R .....	33

## List of Figures

FIGURE 1-1 : BLOCK DIAGRAM.....	6
FIGURE 3-1 : CPCI/PCI INTERFACE.....	9

## List of Tables

TABLE 2-1 : TECHNICAL SPECIFICATION.....	8
TABLE 3-1 : SERIAL CHANNEL MAPPING .....	9
TABLE 3-2 : SECONDARY PCI BUS OVERVIEW .....	10
TABLE 4-1 : XR17D158 PCI HEADER .....	11
TABLE 4-2 : DEVICE CONFIGURATION SPACE .....	12
TABLE 4-3 : UART REGISTER SET OFFSET .....	13
TABLE 4-4 : UART REGISTER SET.....	13
TABLE 4-5 : DEVICE CONFIGURATION REGISTERS .....	14
TABLE 4-6 : UART CHANNEL CONFIGURATION REGISTERS.....	15
TABLE 4-7 : CONFIGURATION EEPROM TCP460-XXR .....	17
TABLE 4-8 : PHYSICAL CONFIGURATION EEPROM DATA OF UART 1 .....	18
TABLE 4-9 : PHYSICAL CONFIGURATION EEPROM DATA OF UART 2 .....	19
TABLE 5-1 : UART INTERFACE MAPPING .....	20
TABLE 6-1 : UART BAUD RATE PROGRAMMING .....	21
TABLE 7-1 : TCP460-X0R PIN ASSIGNMENT FRONT PANEL I/O CONNECTOR .....	24
TABLE 7-2 : TCP460-X1R PIN ASSIGNMENT FRONT PANEL I/O CONNECTOR .....	25
TABLE 7-3 : TCP460-X2R PIN ASSIGNMENT FRONT PANEL I/O CONNECTOR .....	26
TABLE 7-4 : TCP460-X3R PIN ASSIGNMENT FRONT PANEL I/O CONNECTOR .....	27
TABLE 7-5 : TCP460-X4R PIN ASSIGNMENT FRONT PANEL I/O CONNECTOR .....	28
TABLE 7-6 : PIN ASSIGNMENT TCP460-20R COMPACTPCI BACK I/O CONNECTOR (J2) .....	29
TABLE 7-7 : PIN ASSIGNMENT TCP460-21R COMPACTPCI BACK I/O CONNECTOR (J2) .....	30
TABLE 7-8 : PIN ASSIGNMENT TCP460-22R COMPACTPCI BACK I/O CONNECTOR (J2) .....	31
TABLE 7-9 : PIN ASSIGNMENT TCP460-23R COMPACTPCI BACK I/O CONNECTOR (J2) .....	32
TABLE 7-10: PIN ASSIGNMENT TCP460-24R COMPACTPCI BACK I/O CONNECTOR (J2) .....	33

# 1 Product Description

The TCP460 is a standard 3U 32 bit CompactPCI module and offers 16 channels of high performance serial interface.

Five different standard modules are available: The TCP460-10R provides 16 RS232 interfaces. The TCP460-11R provides 16 RS422 interfaces. The TCP460-12R provides 8 RS232 and 8 RS422 interfaces. The TCP460-13R provides 12 RS232 and 4 RS422 interfaces. The TCP460-14R provides 4 RS232 and 12 RS422 interfaces. Other configurations are available as factory option on a per channel basis.

All modules offer front panel I/O with a HD68 connector. The TCP460-2xR modules offer additional J2 rear I/O. Each RS232 channel supports RxD, TxD, RTS and CTS. Each RS422 supports RxD+/- and TxD+/-.

A transparent 32 bit / 66 MHz PCI-to-PCI Bridge provides access to the two Exar XR17D158 octal PCI-UARTs. The PCI-to-PCI Bridge allows 32 bit accesses on the local PCI bus and permits the high data throughput necessary for the high performance serial interfaces.

Each channel has 64 byte transmit and receive FIFOs to significantly reduce the overhead required to provide data to and get data from the transmitters and receivers. The FIFO trigger levels are programmable and the baud rate is individually programmable up to 921.6 kbps for RS232 channels and 5.5296 Mbps for RS422 channels. The UART offers readable FIFO levels.

Interrupts are supported. For fast interrupt source detection each octal UART provides a special Global Interrupt Source Register.

All serial channels use ESD protected transceivers up to  $\pm 15\text{KV}$  according to IEC 1000-4-2.

The TCP460 can operate with 3.3V and 5.0V PCI I/O signaling voltage.




Figure 1-1 : Block Diagram

## 2 Technical Specification

PMC Interface	
<b>Mechanical Interface</b>	Standard 3U 32 Bit CompactPCI module conforming to PICMG 2.0 R3.0
<b>Electrical Interface</b>	PCI Rev. 2.3 compliant 33 MHz / 32 bit PCI 3.3V and 5V PCI Signaling Voltage
On Board Devices	
<b>PCI-to-PCI Bridge</b>	PCI2050B (Texas Instruments)
<b>Octal UART</b>	XR17D158 (Exar)
<b>Transceiver</b>	RS232: MAX3225E (or equivalent) RS422: MAX3077E (or equivalent)
I/O Interface	
<b>Interface Type</b>	Asynchronous serial interface
<b>Number of Channels</b>	16 (2x 8 channels)
<b>Physical Interface</b>	TCP460-x0R: 16 RS232 TCP460-x1R: 16 RS422 TCP460-x2R: 8 RS232, 8 RS422 TCP460-x3R: 12 RS232, 4 RS422 TCP460-x4R: 4 RS232, 12 RS422
<b>Serial Channel I/O Signals</b>	RS232: TxD, RxD, RTS, CTS, GND RS422: TxD+/-, RxD+/-, GND
<b>Termination</b>	RS422: 120Ω between RxD+ and RxD- of each channel
<b>Programmable Baud Rates</b>	RS232: up to 921.6 kbps RS422: up to 5.5296 Mbps
<b>ESD Protection</b>	RS232: ±15kV—Human Body Model ±8kV—IEC 1000-4-2, Contact Discharge ±15kV—IEC 1000-4-2, Air-Gap Discharge RS422: ±15kV—Human Body Model
<b>I/O Connector</b>	HD68 SCSI-3 type connector (e.g. AMP# 787082) TCP460-2xR: additional 110 pol. CompactPCI back I/O (J2)
Physical Data	
<b>Power Requirements</b>	TCP460-x0R: 80 mA typical @ +3.3V DC (no load) TCP460-x0R: 70 mA typical @ +5V DC TCP460-x1R: 120 mA typical @ +3.3V DC (no load) TCP460-x1R: 70 mA typical @ +5V DC TCP460-x2R: 100 mA typical @ +3.3V DC (no load) TCP460-x2R: 70 mA typical @ +5V DC TCP460-x3R: 90 mA typical @ +3.3V DC (no load) TCP460-x3R: 70 mA typical @ +5V DC TCP460-x4R: 110 mA typical @ +3.3V DC (no load) TCP460-x4R: 70 mA typical @ +5V DC

<b>Temperature Range</b>	Operating Storage	-40°C to +85°C -55°C to +125°C
<b>MTBF</b>	TCP460-10R: 510 000h TCP460-11R: 390 000h TCP460-12R: 440 000h TCP460-13R: 440 000h TCP460-14R: 390 000h TCP460-20R: 470 000h TCP460-21R: 370 000h TCP460-22R: 410 000h TCP460-23R: 440 000h TCP460-24R: 390 000h  MTBF values shown are based on calculation according to MIL-HDBK-217F and MIL-HDBK-217F Notice 2; Environment: G <sub>B</sub> 20°C.  The MTBF calculation is based on component FIT rates provided by the component suppliers. If FIT rates are not available, MIL-HDBK-217F and MIL-HDBK-217F Notice 2 formulas are used for FIT rate calculation.	
<b>Humidity</b>	5 – 95 % non-condensing	
<b>Weight</b>	135 g	

Table 2-1 : Technical Specification

### 3 cPCI/PCI Interface

The TCP460 uses two Exar XR17D158 octal PCI-UARTs to provide and control the 16 serial channels. A transparent 32 bit / 66 MHz PCI-to-PCI Bridge provides access to the two octal PCI-UARTs. The PCI-to-PCI Bridge allows 32 bit accesses on the local PCI bus and permits the high data throughput necessary for the high performance serial interfaces.




Figure 3-1 : cPCI/PCI Interface

The following chart gives information about how the serial channels are assigned to the octal UARTs:

Octal PCI UART	Internal UART	Serial Channel
Octal PCI UART 1	UART Channel 0	0
	UART Channel 1	1
	UART Channel 2	2
	UART Channel 3	3
	UART Channel 4	4
	UART Channel 5	5
	UART Channel 6	6
	UART Channel 7	7
Octal PCI UART 2	UART Channel 0	8
	UART Channel 1	9
	UART Channel 2	10
	UART Channel 3	11
	UART Channel 4	12
	UART Channel 5	13
	UART Channel 6	14
	UART Channel 7	15

Table 3-1 : Serial channel mapping

## 3.1 Secondary PCI Bus Overview

The following chart gives information about the device numbers of the octal PCI UARTs and how their interrupts are wired to the Primary PCI Bus:

	Secondary PCI Bus Device Number	Primary PCI Bus Interrupt Line
Octal UART1	4 (AD20 used as IDSEL)	INTA#
Octal UART2	5 (AD21 used as IDSEL)	INTB#

Table 3-2 : Secondary PCI Bus Overview

## 3.2 PCI2050B PCI-to-PCI Bridge General Info

Vendor ID: 0x104C (Texas Instruments)

Device ID: 0xAC28 (PCI2050b)

The general purpose I/O interface is not used. GPIO pins are pulled up.

Only secondary clock outputs 0-1 and 9 are used to clock secondary devices. The host software may disable clock outputs 2-8 through the secondary clock control register located at PCI offset 0x68 to save power.

For detailed description of the PCI2050B PCI-to-PCI Bridge refer to the PCI2050B data sheet, which is available on the Texas Instruments website ([www.ti.com](http://www.ti.com)).



## 4.2 Device Configuration Space

**PCI Base Address:** XR17D158 PCI Base Address 0 (Offset 0x10 in PCI Configuration Space).

The Device Configuration Space is accessible directly from the PCI bus and is mapped into 4K of the PCI bus memory address space. It contains the Device Configuration Registers and the UART Configuration Registers.

Device Configuration Space Content	PCI Address	Size (Bit)
UART 0 Configuration Registers	PCI Base Address 0 + (0x0000 to 0x007F)	32
Device Configuration Registers	PCI Base Address 0 + (0x0080 to 0x009F)	32
UART 0 Configuration Registers	PCI Base Address 0 + (0x0100 to 0x01FF)	32
UART 1 Configuration Registers	PCI Base Address 0 + (0x0200 to 0x03FF)	32
UART 2 Configuration Registers	PCI Base Address 0 + (0x0400 to 0x05FF)	32
UART 3 Configuration Registers	PCI Base Address 0 + (0x0600 to 0x07FF)	32
UART 4 Configuration Registers	PCI Base Address 0 + (0x0800 to 0x09FF)	32
UART 5 Configuration Registers	PCI Base Address 0 + (0x0A00 to 0x0BFF)	32
UART 6 Configuration Registers	PCI Base Address 0 + (0x0C00 to 0x0DFF)	32
UART 7 Configuration Registers	PCI Base Address 0 + (0x0E00 to 0x0FFF)	32

Table 4-2 : Device Configuration Space

All registers can be accessed in 8, 16 or 32 bit width with exception to one special case: When reading the receive data together with its LSR register content, the host must read them in 16 or 32 bits format in order to maintain integrity of the data byte with its associated error flags.

### 4.2.1 UART Register Sets

The Device Configuration Space provides a register set for each of the 8 internal UARTs.

UART Register Set	Register Set Offset
Serial Channel 0	0x0000
Serial Channel 1	0x0200
Serial Channel 2	0x0400
Serial Channel 3	0x0600
Serial Channel 4	0x0800
Serial Channel 5	0x0A00
Serial Channel 6	0x0C00
Serial Channel 7	0x0E00

Table 4-3 : UART Register Set Offset

Each UART Register Set contains the 16C550 Compatible 5G Register Set. It also provides a way to directly access the FIFO from the PCI bus.

Offset Address	Description	Access	Data Width
0x000 – 0x00F	UART Channel Configuration Registers First 8 registers are 16550 compatible	R/W	8, 16, 32
0x010 – 0x07F	Reserved	-	-
0x080 – 0x093	Channel 0: Device Configuration Registers All other channels: Reserved	R/W	8, 16, 32
0x094 – 0x0FF	Reserved	-	-
0x100	Read FIFO – 64 bytes of RX FIFO data	R	8, 16, 32
	Write FIFO – 64 bytes of TX FIFO data	W	8, 16, 32
0x140 – 0x17F	Reserved	-	-
0x180 – 0x1FF	Read FIFO with errors – 64 bytes of RX FIFO data + LSR	R	16, 32

Table 4-4 : UART Register Set

Embedded in the UART 0 Register set are the Device Configuration Registers.

## 4.2.2 Device Configuration Registers

The Device Configuration Registers control general operating conditions and monitor the status of various functions. This includes a 16 bit general purpose counter, multipurpose input/outputs (not supported by the TCP460), sleep mode, soft-reset and device identification, and revision. They are embedded inside the UART 0 Register Set.

Address	Register	Description	Access	Reset Value
0x080	INT0 [7:0]	Channel Interrupt Indicator	R	0x00
0x081	INT1 [15:8]	Interrupt Source Details	R	0x00
0x082	INT2 [23:16]		R	0x00
0x083	INT3 [31:24]		R	0x00
0x084	TIMERCNTL	Timer Control Register	R/W	0x00
0x085	TIMER	Reserved	-	0x00
0x086	TIMERLSB	Programmable Timer Value	R/W	0x00
0x087	TIMERMSB		R/W	0x00
0x088	8XMODE	Sampling Rate Select	R/W	0x00
0x089	REGA	Reserved	-	0x00
0x08A	RESET	UART Reset	W	0x00
0x08B	SLEEP	UART Sleep Mode Enable	R/W	0x00
0x08C	DREV	Device Revision	R	0x01
0x08D	DVID	Device Identification	R	0x28
0x08E	REGB	Simultaneous UART Write & EEPROM Interface	W	0x00
0x08F	MPIOINT	MPIO Interrupt Mask	R/W	0x00
0x090	MPIOLVL	MPIO Level Control	R/W	0x00
0x091	MPIO3T	MPIO Output Pin Tri-state Control	R/W	0x00
0x092	MPIOINV	MPIO Input Polarity Select	R/W	0x00
0x093	MPIOSEL	MPIO Input/Output Select	R/W	0xFF

Table 4-5 : Device Configuration Registers

For a detailed description of the Device Configuration Registers please refer to the XR17D158 data sheet which is available on the Exar website ([www.exar.com](http://www.exar.com)).



The address for a UART Configuration Register *x* in a UART Register Set for channel *y* is:

- PCI Base Address 0 (PCI Base Address for the UART Register Space)
- + UART Register Set Offset for *channel y*
- + Register Offset for *register x*

Addressing example:

The address for the LCR register of UART channel 5 is:

PCI Base Address                   (PCI Base Address for the Device Configuration Space)  
+ 0xA00                           (Offset of the UART register set for serial channel 5)  
+ 0x003                           (Offset of the LCR register within a UART register set)

For a detailed description of the serial channel registers please refer to the XR17D158 data sheet which is available on the Exar website ([www.exar.com](http://www.exar.com)).











---

These steps should be used to modify the DLM, DLL registers of an UART channel:

1. Write 0x80 to the LCR register of the UART channel (enable access to the DLM, DLL registers).
2. Program the DLM, DLL registers of the UART channel.
3. Write normal operation byte value to the LCR register of the UART channel.

These steps should be used to modify MCR register bit 7 of an UART channel (set baud rate generator prescaler):

1. Set UART channel EFR register bit 4 to '1' (enable modification of MCR register bits 5-7).
2. Modify UART channel MCR register bit 7.
3. Set UART channel EFR register bit 4 to '0' (latch modified MCR register setting).

**Note that the maximum baud rate for RS232 channel is 921.6 kps. Thus the minimum divisor value for RS232 channels is 0x0003 with MCR[7] = 0.**

## **7 Pin Assignment – I/O Connector**

**Connect channel I/O either to front I/O or J2 back I/O at a time. Do not connect an I/O channel to both front I/O connector and J2 back I/O connector at the same time.**

**RS422 channels provide on board 120Ω termination resistors. Do not apply additional external termination resistors here.**

**WARNING!** The use of the J2 connector (TCP460-2xR) precludes the use of 64 bit CompactPCI backplanes.



### 7.1.2 TCP460-x1R

Pin	Signal	Signal Level	Pin	Signal	Signal Level
1	TxD+[00]	RS422	35	TxD-[00]	RS422
2	RxD+[00]	RS422	36	RxD-[00]	RS422
3	TxD+[01]	RS422	37	TxD-[01]	RS422
4	RxD+[01]	RS422	38	RxD-[01]	RS422
5	TxD+[02]	RS422	39	TxD-[02]	RS422
6	RxD+[02]	RS422	40	RxD-[02]	RS422
7	TxD+[03]	RS422	41	TxD-[03]	RS422
8	RxD+[03]	RS422	42	RxD-[03]	RS422
9	GND		43	GND	
10	TxD+[04]	RS422	44	TxD-[04]	RS422
11	RxD+[04]	RS422	45	RxD-[04]	RS422
12	TxD+[05]	RS422	46	TxD-[05]	RS422
13	RxD+[05]	RS422	47	RxD-[05]	RS422
14	TxD+[06]	RS422	48	TxD-[06]	RS422
15	RxD+[06]	RS422	49	RxD-[06]	RS422
16	TxD+[07]	RS422	50	TxD-[07]	RS422
17	RxD+[07]	RS422	51	RxD-[07]	RS422
18	TxD+[08]	RS422	52	TxD-[08]	RS422
19	RxD+[08]	RS422	53	RxD-[08]	RS422
20	TxD+[09]	RS422	54	TxD-[09]	RS422
21	RxD+[09]	RS422	55	RxD-[09]	RS422
22	TxD+[10]	RS422	56	TxD-[10]	RS422
23	RxD+[10]	RS422	57	RxD-[10]	RS422
24	TxD+[11]	RS422	58	TxD-[11]	RS422
25	RxD+[11]	RS422	59	RxD-[11]	RS422
26	GND		60	GND	
27	TxD+[12]	RS422	61	TxD-[12]	RS422
28	RxD+[12]	RS422	62	RxD-[12]	RS422
29	TxD+[13]	RS422	63	TxD-[13]	RS422
30	RxD+[13]	RS422	64	RxD-[13]	RS422
31	TxD+[14]	RS422	65	TxD-[14]	RS422
32	RxD+[14]	RS422	66	RxD-[14]	RS422
33	TxD+[15]	RS422	67	TxD-[15]	RS422
34	RxD+[15]	RS422	68	RxD-[15]	RS422

Table 7-2 : TCP460-x1R Pin Assignment Front Panel I/O Connector

### 7.1.3 TCP460-x2R

Pin	Signal	Signal Level
1	TxD[00]	RS232
2	RTS#[00]	RS232
3	TxD[01]	RS232
4	RTS#[01]	RS232
5	TxD[02]	RS232
6	RTS#[02]	RS232
7	TxD[03]	RS232
8	RTS#[03]	RS232
9	GND	
10	TxD[04]	RS232
11	RTS#[04]	RS232
12	TxD[05]	RS232
13	RTS#[05]	RS232
14	TxD[06]	RS232
15	RTS#[06]	RS232
16	TxD[07]	RS232
17	RTS#[07]	RS232
18	TxD+[08]	RS422
19	RxD+[08]	RS422
20	TxD+[09]	RS422
21	RxD+[09]	RS422
22	TxD+[10]	RS422
23	RxD+[10]	RS422
24	TxD+[11]	RS422
25	RxD+[11]	RS422
26	GND	
27	TxD+[12]	RS422
28	RxD+[12]	RS422
29	TxD+[13]	RS422
30	RxD+[13]	RS422
31	TxD+[14]	RS422
32	RxD+[14]	RS422
33	TxD+[15]	RS422
34	RxD+[15]	RS422
35	RxD[00]	RS232
36	CTS#[00]	RS232
37	RxD[01]	RS232
38	CTS#[01]	RS232
39	RxD[02]	RS232
40	CTS#[02]	RS232
41	RxD[03]	RS232
42	CTS#[03]	RS232
43	GND	
44	RxD[04]	RS232
45	CTS#[04]	RS232
46	RxD[05]	RS232
47	CTS#[05]	RS232
48	RxD[06]	RS232
49	CTS#[06]	RS232
50	RxD[07]	RS232
51	CTS#[07]	RS232
52	TxD-[08]	RS422
53	RxD-[08]	RS422
54	TxD-[09]	RS422
55	RxD-[09]	RS422
56	TxD-[10]	RS422
57	RxD-[10]	RS422
58	TxD-[11]	RS422
59	RxD-[11]	RS422
60	GND	
61	TxD-[12]	RS422
62	RxD-[12]	RS422
63	TxD-[13]	RS422
64	RxD-[13]	RS422
65	TxD-[14]	RS422
66	RxD-[14]	RS422
67	TxD-[15]	RS422
68	RxD-[15]	RS422

Table 7-3 : TCP460-x2R Pin Assignment Front Panel I/O Connector

### 7.1.4 TCP460-x3R

<b>Pin</b>	<b>Signal</b>	<b>Signal Level</b>
1	TxD[00]	RS232
2	RTS#[00]	RS232
3	TxD[01]	RS232
4	RTS#[01]	RS232
5	TxD[02]	RS232
6	RTS#[02]	RS232
7	TxD[03]	RS232
8	RTS#[03]	RS232
9	GND	
10	TxD[04]	RS232
11	RTS#[04]	RS232
12	TxD[05]	RS232
13	RTS#[05]	RS232
14	TxD[06]	RS232
15	RTS#[06]	RS232
16	TxD[07]	RS232
17	RTS#[07]	RS232
18	TxD[08]	RS232
19	RTS#[08]	RS232
20	TxD[09]	RS232
21	RTS#[09]	RS232
22	TxD[10]	RS232
23	RTS#[10]	RS232
24	TxD[11]	RS232
25	RTS#[11]	RS232
26	GND	
27	TxD+[12]	RS422
28	RxD+[12]	RS422
29	TxD+[13]	RS422
30	RxD+[13]	RS422
31	TxD+[14]	RS422
32	RxD+[14]	RS422
33	TxD+[15]	RS422
34	RxD+[15]	RS422
35	RxD[00]	RS232
36	CTS#[00]	RS232
37	RxD[01]	RS232
38	CTS#[01]	RS232
39	RxD[02]	RS232
40	CTS#[02]	RS232
41	RxD[03]	RS232
42	CTS#[03]	RS232
43	GND	
44	RxD[04]	RS232
45	CTS#[04]	RS232
46	RxD[05]	RS232
47	CTS#[05]	RS232
48	RxD[06]	RS232
49	CTS#[06]	RS232
50	RxD[07]	RS232
51	CTS#[07]	RS232
52	RxD[08]	RS232
53	CTS#[08]	RS232
54	RxD[09]	RS232
55	CTS#[09]	RS232
56	RxD[10]	RS232
57	CTS#[10]	RS232
58	RxD[11]	RS232
59	CTS#[11]	RS232
60	GND	
61	TxD-[12]	RS422
62	RxD-[12]	RS422
63	TxD-[13]	RS422
64	RxD-[13]	RS422
65	TxD-[14]	RS422
66	RxD-[14]	RS422
67	TxD-[15]	RS422
68	RxD-[15]	RS422

Table 7-4 : TCP460-x3R Pin Assignment Front Panel I/O Connector

### 7.1.5 TCP460-x4R

Pin	Signal	Signal Level
1	TxD[00]	RS232
2	RTS#[00]	RS232
3	TxD[01]	RS232
4	RTS#[01]	RS232
5	TxD[02]	RS232
6	RTS#[02]	RS232
7	TxD[03]	RS232
8	RTS#[03]	RS232
9	GND	
10	TxD+[04]	RS422
11	RxD+[04]	RS422
12	TxD+[05]	RS422
13	RxD+[05]	RS422
14	TxD+[06]	RS422
15	RxD+[06]	RS422
16	TxD+[07]	RS422
17	RxD+[07]	RS422
18	TxD+[08]	RS422
19	RxD+[08]	RS422
20	TxD+[09]	RS422
21	RxD+[09]	RS422
22	TxD+[10]	RS422
23	RxD+[10]	RS422
24	TxD+[11]	RS422
25	RxD+[11]	RS422
26	GND	
27	TxD+[12]	RS422
28	RxD+[12]	RS422
29	TxD+[13]	RS422
30	RxD+[13]	RS422
31	TxD+[14]	RS422
32	RxD+[14]	RS422
33	TxD+[15]	RS422
34	RxD+[15]	RS422
35	RxD[00]	RS232
36	CTS#[00]	RS232
37	RxD[01]	RS232
38	CTS#[01]	RS232
39	RxD[02]	RS232
40	CTS#[02]	RS232
41	RxD[03]	RS232
42	CTS#[03]	RS232
43	GND	
44	TxD-[04]	RS422
45	RxD-[04]	RS422
46	TxD-[05]	RS422
47	RxD-[05]	RS422
48	TxD-[06]	RS422
49	RxD-[06]	RS422
50	TxD-[07]	RS422
51	RxD-[07]	RS422
52	TxD-[08]	RS422
53	RxD-[08]	RS422
54	TxD-[09]	RS422
55	RxD-[09]	RS422
56	TxD-[10]	RS422
57	RxD-[10]	RS422
58	TxD-[11]	RS422
59	RxD-[11]	RS422
60	GND	
61	TxD-[12]	RS422
62	RxD-[12]	RS422
63	TxD-[13]	RS422
64	RxD-[13]	RS422
65	TxD-[14]	RS422
66	RxD-[14]	RS422
67	TxD-[15]	RS422
68	RxD-[15]	RS422

Table 7-5 : TCP460-x4R Pin Assignment Front Panel I/O Connector

## 7.2 CompactPCI Back I/O

### 7.2.1 TCP460-20R

Pos.	F	E	D	C	B	A
22	GND	not used				
21	GND	not used				
20	GND	not used				
19	GND	not used				
18	GND	not used				
17	GND	not used				
16	GND	not used				
15	GND	not used				
14	GND	+5V	+5V	+3,3V	+3,3V	+3,3V
13	GND	TxD0	RxD0	RTS0	CTS0	TxD1
12	GND	RxD1	RTS1	CTS1	TxD2	RxD2
11	GND	RTS2	CTS2	TxD3	RxD3	RTS3
10	GND	CTS3	TxD4	RxD4	RTS4	CTS4
9	GND	TxD5	RxD5	RTS5	CTS5	TxD6
8	GND	RxD6	RTS6	CTS6	TxD7	RxD7
7	GND	RTS7	CTS7	TxD8	RxD8	RTS8
6	GND	CTS8	TxD9	RxD9	RTS9	CTS9
5	GND	TxD10	RxD10	RTS10	CTS10	TxD11
4	GND	RxD11	RTS11	CTS11	TxD12	RxD12
3	GND	RTS12	CTS12	TxD13	RxD13	RTS13
2	GND	CTS13	TxD14	RxD14	RTS14	CTS14
1	GND	TxD15	RxD15	RTS15	CTS15	VI/O

Table 7-6 : Pin Assignment TCP460-20R CompactPCI Back I/O Connector (J2)

**WARNING!** The use of the J2 connector (TCP460-2xR) precludes the use of 64 bit CompactPCI backplanes.

## 7.2.2 TCP460-21R

Pos.	F	E	D	C	B	A
22	GND	not used				
21	GND	not used				
20	GND	not used				
19	GND	not used				
18	GND	not used				
17	GND	not used				
16	GND	not used				
15	GND	not used				
14	GND	+5V	+5V	+3,3V	+3,3V	+3,3V
13	GND	TxD0+	TxD0-	RxD0+	RxD0-	TxD1+
12	GND	TxD1-	RxD1+	RxD1-	TxD2+	TxD2-
11	GND	RxD2+	RxD2-	TxD3+	TxD3-	RxD3+
10	GND	RxD3-	TxD4+	TxD4-	RxD4+	RxD4-
9	GND	TxD5+	TxD5-	RxD5+	RxD5-	TxD6+
8	GND	TxD6-	RxD6+	RxD6-	TxD7+	TxD7-
7	GND	RxD7+	RxD7-	TxD8+	TxD8-	RxD8+
6	GND	RxD8-	TxD9+	TxD9-	RxD9+	RxD9-
5	GND	TxD10+	TxD10-	RxD10+	RxD10-	TxD11+
4	GND	TxD11-	RxD11+	RxD11-	TxD12+	TxD12-
3	GND	RxD12+	RxD12-	TxD13+	TxD13-	RxD13+
2	GND	RxD13-	TxD14+	TxD14-	RxD14+	RxD14-
1	GND	TxD15+	TxD15-	RxD15+	RxD15-	VI/O

Table 7-7 : Pin Assignment TCP460-21R CompactPCI Back I/O Connector (J2)

**WARNING! The use of the J2 connector (TCP460-2xR) precludes the use of 64 bit CompactPCI backplanes.**

### 7.2.3 TCP460-22R

Pos.	F	E	D	C	B	A
22	GND	not used				
21	GND	not used				
20	GND	not used				
19	GND	not used				
18	GND	not used				
17	GND	not used				
16	GND	not used				
15	GND	not used				
14	GND	+5V	+5V	+3,3V	+3,3V	+3,3V
13	GND	TxD0	RxD0	RTS0	CTS0	TxD1
12	GND	RxD1	RTS1	CTS1	TxD2	RxD2
11	GND	RTS2	CTS2	TxD3	RxD3	RTS3
10	GND	CTS3	TxD4	RxD4	RTS4	CTS4
9	GND	TxD5	RxD5	RTS5	CTS5	TxD6
8	GND	RxD6	RTS6	CTS6	TxD7	RxD7
7	GND	RTS7	CTS7	TxD8+	TxD8-	RxD8+
6	GND	RxD8-	TxD9+	TxD9-	RxD9+	RxD9-
5	GND	TxD10+	TxD10-	RxD10+	RxD10-	TxD11+
4	GND	TxD11-	RxD11+	RxD11-	TxD12+	TxD12-
3	GND	RxD12+	RxD12-	TxD13+	TxD13-	RxD13+
2	GND	RxD13-	TxD14+	TxD14-	RxD14+	RxD14-
1	GND	TxD15+	TxD15-	RxD15+	RxD15-	VI/O

Table 7-8 : Pin Assignment TCP460-22R CompactPCI Back I/O Connector (J2)

**WARNING! The use of the J2 connector (TCP460-2xR) precludes the use of 64 bit CompactPCI backplanes.**

## 7.2.4 TCP460-23R

Pos.	F	E	D	C	B	A
22	GND	not used				
21	GND	not used				
20	GND	not used				
19	GND	not used				
18	GND	not used				
17	GND	not used				
16	GND	not used				
15	GND	not used				
14	GND	+5V	+5V	+3,3V	+3,3V	+3,3V
13	GND	TxD0	RxD0	RTS0	CTS0	TxD1
12	GND	RxD1	RTS1	CTS1	TxD2	RxD2
11	GND	RTS2	CTS2	TxD3	RxD3	RTS3
10	GND	CTS3	TxD4	RxD4	RTS4	CTS4
9	GND	TxD5	RxD5	RTS5	CTS5	TxD6
8	GND	RxD6	RTS6	CTS6	TxD7	RxD7
7	GND	RTS7	CTS7	TxD8	RxD8	RTS8
6	GND	CTS8	TxD9	RxD9	RTS9	CTS9
5	GND	TxD10	RxD10	RTS10	CTS10	TxD11
4	GND	RxD11	RTS11	CTS11	TxD12+	TxD12-
3	GND	RxD12+	RxD12-	TxD13+	TxD13-	RxD13+
2	GND	RxD13-	TxD14+	TxD14-	RxD14+	RxD14-
1	GND	TxD15+	TxD15-	RxD15+	RxD15-	VI/O

Table 7-9 : Pin Assignment TCP460-23R CompactPCI Back I/O Connector (J2)

**WARNING! The use of the J2 connector (TCP460-2xR) precludes the use of 64 bit CompactPCI backplanes.**

