

## The Embedded I/O Company

# **TIP116**

## 4 Channel Quadrature / **General Purpose Counter**

Version 1.0

## **User Manual**

Issue 1.0.4 March 2010

e-mail: info@tews.com www.tews.com



#### TIP116-10

4 Channel Quadrature / General Purpose Counter

This document contains information, which is proprietary to TEWS TECHNOLOGIES GmbH. Any reproduction without written permission is forbidden.

TEWS TECHNOLOGIES GmbH has made any effort to ensure that this manual is accurate and complete. However TEWS TECHNOLOGIES GmbH reserves the right to change the product described in this document at any time without notice.

TEWS TECHNOLOGIES GmbH is not liable for any damage arising out of the application or use of the device described herein.

#### **Style Conventions**

Hexadecimal characters are specified with prefix 0x, i.e. 0x029E (that means hexadecimal value 029E).

For signals on hardware products, an ,Active Low' is represented by the signal name with # following, i.e. IP\_RESET#.

Access terms are described as:

W Write Only
R Read Only
R/W Read/Write
R/C Read/Clear
R/S Read/Set

©2002-2010 by TEWS TECHNOLOGIES GmbH

All trademarks mentioned are property of their respective owners



Issue	Description	Date
-	Preliminary Issue	March 2003
1.0	First Issue	July 2003
1.1	Revision Update, added OVFL & ROVFL bits	April 2004
1.2	New address TEWS LLC	September 2006
1.3	Interrupt clarification, Quadrature count clarification	January 2007
1.0.4	New notation for HW Engineering Documentation Releases	March 2010



## **Table of Contents**

1	PRODU	ICT DESCRIPTION	7
2	TECHN	ICAL SPECIFICATION	8
3	ID PRO	M CONTENTS	9
4	IP ADD	RESSING	10
		Address Map	
5	REGIS1	TER DESCRIPTION	12
	5.1 Regi	ster Set for Counter Channel 1-4	12
	5.1.1		
	5.1.2		
	5.1.3		
	5.1.4	Channel Control Register	14
	5.1.5		15
	5.1.6	<b>5</b>	
	5.2 Glob	al Registers	17
	5.2.1	Global Control/Status Register	17
	5.2.2		
	5.2.3	1 5	
	5.2.4		
	5.2.5		
	5.2.6	<b>5</b>	
	5.2.7	5	
	5.2.8	5	
	5.2.9		
6		IONAL DESCRIPTION	
	6.1 Inpu	t Modes	
	6.1.1		
	6.1.2		
	6.1.3		
	6.2 Spec	cial Count Modes	
	6.2.1	· <b>J</b>	
	6.2.2		
	6.3 Inpu	t Control Modes	
	6.3.1		
	6.3.2		
	6.3.3		
	6.3.4		
	6.3.5		
		nter Data Register Lock	
		rupts	
	6.6 Gene	eral Purpose I/O	
	6.6.1	and the second process of the second process	
	6.6.2		
	6.6.3		
		val Timer	
	6.8 Digit	al Input Filtering	28



	6.9	Input	Wiring	29
		•	Single-Ended / TTL	
			Differential / RS422	
7	PIN	I ASS	IGNMENT - I/O CONNECTOR	32



## **List of Figures**

FIGURE 1-1: BLOCK DIAGRAM	7
FIGURE 6-1: QUADRATURE SIGNALS	23
FIGURE 6-2: INPUT WIRING	29
FIGURE 6-3: TERMINATION RESISTOR DIP SWITCHES	29
FIGURE 6-4: SINGLE-ENDED INPUT WIRING	30
FIGURE 6-5: DIFFERENTIAL INPUT WIRING	31
List of Tables	
TABLE 2-1: TECHNICAL SPECIFICATION	8
TABLE 3-1: ID PROM CONTENTS	9
TABLE 4-1: REGISTER SET	11
TABLE 5-1: COUNTER PRELOAD REGISTER	12
TABLE 5-2: COUNTER COMPARE REGISTER	12
TABLE 5-3: COUNTER DATA REGISTER	13
TABLE 5-4: CHANNEL CONTROL REGISTER	14
TABLE 5-5: CHANNEL STATUS REGISTER	15
TABLE 5-6: CHANNEL COMMAND REGISTER	16
TABLE 5-7: GLOBAL CONTROL/STATUS REGISTER	17
TABLE 5-8: GENERAL PURPOSE I/O CONTROL REGISTER	18
TABLE 5-9: INTERRUPT VECTOR REGISTER	19
TABLE 5-10: INTERRUPT CONTROL REGISTER	
TABLE 5-11: INTERRUPT STATUS REGISTER	20
TABLE 5-12: INTERVAL TIMER CONTROL REGISTER	21
TABLE 5-13: INTERVAL TIMER PRELOAD REGISTER	21
TABLE 5-14: INTERVAL TIMER DATA REGISTER	21
TABLE 5-15: GLOBAL INPUT STATUS REGISTER	
TABLE 6-1: INPUT MODES	23
TABLE 6-3: INPUT CONTROL MODE EVENTS	
TABLE 6-4: GENERAL PURPOSE I/O CONFIGURATIONS	
TABLE 6-5: OUTPUT CLOCK PERIODS	
TABLE 7-1: PIN ASSIGNMENT I/O CONNECTOR	32



## 1 Product Description

The TIP116 IndustryPack® compatible module is primarily designed for motion control applications, but it is also applicable as general purpose counter.

The TIP116 offers four channel quadrature / general purpose counter. Each channel consists of a 32 bit programmable counter, a 32 bit preload register, a 32 bit compare register and a 32 bit data register. The 32 bit counter can be programmed for quadrature, up-/down or direction count. In quadrature count mode the counter is programmable for single, double and quadruple analysis of the encoder signals. Two special count modes are available, a cycling 'Divide-by-N' mode and a 'Single-Cycle' mode.

Additionally four control modes are available via the Z-input. The Z-input can be programmed to load, latch or reset the counter or it can be used as a gate for the counter clock.

The level of the three input signals per channel can be RS422 or TTL. The input signals pass a digital filter for noise suppression before they are fed into the counter.

The TIP116 also provides one RS422 general purpose I/O. It can be configured as a programmable 1, 2, 4 or 8 MHz clock output, as input to simultaneous latch the counters of all channels or as general purpose input/output.

A 16 bit down-counter with preload register acts as an interval timer and allows timing intervals of up to 65ms. It can be used as reference timer for closed loop applications.




Figure 1-1: Block Diagram



# 2 Technical Specification

IP Interface				
Interface	Single Size ANSI/VITA	IndustryPack® Logic Interface compliant to 4-1995		
ID ROM Data	Format I			
I/O Space	Used / no w	ait states		
Memory Space	Not used			
Interrupts	Int0 used / I	nt1 not used		
DMA	Not supporte	ed		
Clock Rate	8 MHz			
Module Type	Type I			
I/O Interface				
Number of Channels	4 channels with 3 input lines per channel			
Input Levels	RS422 differential and TTL single-ended			
Input Frequency	DC to 4 MHz			
General Purpose I/O	1 RS422 I/O, configurable as programmable 1, 2, 4 or 8 MHz clock output, simultaneous counter latch or general purpose input/output			
Internal Interface				
Interval Timer	Programma	ole with timing intervals up to 65ms		
Interface Connector	50-conducto	or flat cable		
Power Requirements	65mA typica	ıl @ +5V DC		
Physical Data				
Temperature Range	Operating -40°C to +85°C Storage -40°C to +85°C			
MTBF	823000 h			
Humidity	5 – 95 % non-condensing			
Weight	26 g			
H				

Table 2-1: Technical Specification



# 3 ID Prom Contents

Address	Function	Contents
0x01	ASCII 'I'	0x49
0x03	ASCII 'P'	0x50
0x05	ASCII 'A'	0x41
0x07	ASCII 'C'	0x43
0x09	Manufacturer ID	0xB3
0x0B	Model Number	0x37
0x0D	Revision	0x11
0x0F	Reserved	0x00
0x11	Driver-ID Low - Byte	0x00
0x13	Driver-ID High - Byte	0x00
0x15	Number of bytes used	0x0C
0x17	CRC	0x19
0x19 - 0x3F	Not used	0x00

Table 3-1: ID PROM Contents



## 4 IP Addressing

The TIP116 is controlled by a set of registers, which are directly accessible in the I/O address space of the IP module.

All register of the TIP116 are word (16 bit) or byte (8 bit) accessible (big endian).

## 4.1 I/O Address Map

Address	Symbol	Size	Bits	Description	Access
0x00	CPR1_HI	word	[3116]	Counter Preload Register Channel 1	R/W
0x02	CPR 1_LO	word	[150]	Counter Freioad Register Chainler i	IK/VV
0x04	CCP1_HI	word	[3116]	Counter Compare Beginter Channel 1	R/W
0x06	CCP 1_LO	word	[150]	Counter Compare Register Channel 1	IN/VV
0x08	CDR1_HI	word	[3116]	Countar Data Bogister Channel 1	R
0x0A	CDR1_LO	word	[150]	Counter Data Register Channel 1	K
0x0C	CONT1	word	[150]	Channel Control Register Channel 1	R/W
0x0F	CSR1	hyto	[70]	Channel Status Register Channel 1	R
UXUF	CCR1	byte	[70]	Channel Command Register Channel 1	W
0x10	CPR 2_HI	word	[3116]	Counter Preload Register Channel 2	R/W
0x12	CPR 2_LO	word	[150]	Counter Freioad Register Chainlei 2	FX/ V V
0x14	CCP 2_HI	word	[3116]	Counter Compare Register Channel 2	R/W
0x16	CCP 2_LO	word	[150]	Counter Compare Register Chamiler 2	TV/VV
0x18	CDR2_HI	word	[3116]	Counter Data Register Channel 2	R
0x1A	CDR2_LO	word	[150]	Counter Data Register Charmer 2	IX.
0x1C	CONT2	word	[150]	Channel Control Register Channel 2	R/W
0x1F	CSR2	byto	[70]	Channel Status Register Channel 2	R
UXTIF	CCR2	byte	[70]	Channel Command Register Channel 2	W
0x20	CPR 3_HI	word	[3116]	Counter Preload Register Channel 3	R/W
0x22	CPR 3_LO	word	[150]	Counter Freioad Register Charmer 3	17/7/
0x24	CCP 3_HI	word	[3116]	Counter Compare Register Channel 3	R/W
0x26	CCP 3_LO	word	[150]	Counter Compare Register Chamiler 3	FX/ V V
0x28	CDR3_HI	word	[3116]	Counter Data Register Channel 3	R
0x2A	CDR3_LO	word	[150]	Counter Data Register Charmer 3	IX.
0x2C	CONT3	word	[150]	Channel Control Register Channel 3	R/W
0x2F	CSR3	byte	[70]	Channel Status Register Channel 3	R
UXZI	CCR3	Dyte	[70]	Channel Command Register Channel 3	W
0x30	CPR 4_HI	word	[3116]	Counter Preload Register Channel 4	R/W
0x32	CPR 4_LO	word	[150]	Counter Freibau Negister Oriannel 4	17/44
0x34	CCP 4_HI	word	[3116]	Counter Compare Register Channel 4	R/W
0x36	CCP 4_LO	word	[150]	Counter Compare Negister Chainer 4	17/ / /



Address	Symbol	Size	Bits	Description	Access
0x38	CDR4_HI	word	[3116]	Counter Data Register Channel 4	R
0x3A	CDR4_LO	word	[150]	Counter Data Register Chamiler 4	K
0x3C	CONT4	word	[150]	Channel Control Register Channel 4	R/W
Uv3E	CSR4	byto	[7 0]	Channel Status Register Channel 4	R
0x3F CCR4		byte	[70]	Channel Command Register Channel 4	W
0x41	GCR	byte	[70]	Global Control/Status Register	R/W
0x43	GPCR	byte	[70]	General Purpose I/O Control Register	R/W
0x45	IVEC	byte	[70]	Interrupt Vector Register	R/W
0x46	ICR	word	[150]	Interrupt Control Register	R/W
0x48	ISR	word	[150]	Interrupt Status Register	R/W
0x4B	ITCR	byte	[70]	Interval Timer Control Register	R/W
0x4C	ITPRE	word	[150]	Interval Timer Preload Register	R/W
0x4E	ITDR	word	[150]	Interval Timer Data Register	R
0x50	GISR	word	[150]	Global Input Status Register	R

Table 4-1: Register Set



## **5 Register Description**

The functional description of all registers which are accessed as two 16 bit registers (HI/LO) is combined in a 32 bit register.

## 5.1 Register Set for Counter Channel 1-4

Each of the four counter channels has a register set of the following six registers.

## **5.1.1 Counter Preload Register**

Bit	Symbol	Description	Access	Reset Value
31:0	CPR	Counter Preload Register	R/W	0
		The value of this register can be loaded into the counter by:		
		<ul> <li>Setting bit 4 (LCNT) of the Channel Command Register</li> </ul>		
		<ul> <li>An impulse on the Z-input when the 'Load on Z'- mode is active</li> </ul>		
		<ul> <li>Automatically in the 'Divide-by-N'-mode every time the counter creates a borrow or a carry</li> </ul>		

Table 5-1: Counter Preload Register

## **5.1.2 Counter Compare Register**

	Symbol	Description	Access	Reset Value
31:0	CCP	Counter Compare Register  Every time the counter matches the Counter Compare Register value, bit 2 (MAT) of the Channel Status Register is set to '1' and, if enabled, an interrupt is generated.	R/W	-1

Table 5-2: Counter Compare Register



## 5.1.3 Counter Data Register

Bit	Symbol	Description	Access	Reset Value
31:0	CDR	Counter Data Register This Register contains the Counter Data Value. A read access to the high-word or the highest byte of this register, a 'Latch on Z' or a Simultaneous Counter Latch loads the current counter value into the Counter Data Register. The content of this register is then locked until the lower word or the lowest byte is read. The locking of this register can be observed in the Status Register. When bit 5 (CDLK) of the Channel Status Register is set to '1', this register is locked. The locking of this register can be released manually by writing a '1' to bit 5 (RCDLK) of the Channel Command Register.	R	0

Table 5-3: Counter Data Register



## 5.1.4 Channel Control Register

	Symbol	Description	Access	Reset Value		
15:12	-	Reserved	-	0		
11:9	POL [2:0]	The Input P	Z,Y,X Polarity The Input Polarity Control can be used to adapt the input to the input source polarity.			
		Bit	Input	Polarity		
		11	Z	0 = high active, 1 = low active		
ī		10	Υ	0 = high active, 1 = low active		
		9	X	0 = high active, 1 = low active		
8:7	QUAD	Quadrature	Control		R/W	00
	[1:0]	The quadra counting.	ture inpu	its can be interpreted as 1x, 2x, or 4x		
		0x	1x			
		10	2x			
1		11	4x			
6:4	ZCM	Z Control M	ode		R/W	000
	[2:0]			determines how the counter the Z-input.		
1		000	No Z-C			
		001	Load o	n Z		
		010	Latch o	on Z		
		011	Gate o	n Z		
1		100	Reset	on Z		
3:2	SCM	Special Cou	ınt Mode	· · · · · · · · · · · · · · · · · · ·	R/W	00
	[1:0]	00	No spe	ecial mode active		
		01	Divide-	-by-N		
1		10	Single	Cycle		
1:0	INPUT	Input Mode			R/W	00
	[1:0]	The Input M		ermines how the counter interprets signals.		
		00	Counte	er disabled		
		01	Quadra	ature Count		
		10	Up/Do	wn Count		
		11	Direction	on Count		

Table 5-4: Channel Control Register



## 5.1.5 Channel Status Register

Bit	Symbol	Description	Access	Reset Value
7	-	Reserved	-	00
6	OVFL	Counter Data Register Lock Overflow When a Latch Mode event occurs while the Counter Data Register Lock is still active, the data in the Counter Data Register will be retained and this bit will be set to indicate that data was lost.	R	0
5	CDLK	Counter Data Register Lock This bit is set to '1', when the Counter Data Register is locked due to a read access to the high-word/highest byte, a 'Latch on Z' or a Simultaneous Counter Latch. This bit is cleared after a complete read access to the Output Register or by writing a '1' to bit 5 (RCDLK) in the Channel Command Register.		0
4	DIR	Count Direction This bit indicates the direction, the counter is counting to. '1' indicates up, '0' indicates down. In the 'Up/Down Count' mode this bit indicates the direction at the last count. In the 'Direction Count' mode this bit corresponds to the Y-input.		0
3	SGN	Sign The Sign bit is set to '1' when the counter overflows, and set to '0' when the counter underflows. After reset or power-up this bit should be considered as "don't care" until the first Carry or Borrow occurred.	R	0
2	MAT	Match This bit is set to '1' when the counter value matches the value of the Counter Compare Register. This bit must be reset manually in the Channel Command Register (RMAT).	R	0
1	CRY	Carry This bit is set to '1' when the counter changes from 0xFFFFFFF to 0x00000000. This bit must be reset manually in the Channel Command Register (RCRY).		0
0	BOR	Borrow This bit is set to '1' when the counter changes from 0x00000000 to 0xFFFFFFF. This bit must be reset manually in the Channel Command Register (RBOR).	R	0

Table 5-5: Channel Status Register

The Channel Status Register is a read-only register. Write accesses to this address access the Channel Command Register.



## **5.1.6 Channel Command Register**

Bit	Symbol	Description	Access	Reset Value
7	-	Reserved	ı	0
6	ROVFL	Reset Counter Data Register Lock Overflow status bit	W	0
5	RCDLK	Release Counter Data Register Lock This resets the CDLK bit in the Channel Status Register and releases the Counter Data Register lock.	W	0
4	LCNT	Load Counter The counter is loaded with the value of the Preload Register.	W	0
3	RCNT	Reset Counter This resets the counter, the status bits RMAT, RCRY, RBOR and the Counter Data Register Lock.	W	0
2	RMAT	Reset Match status bit	W	0
1	RCRY	Reset Carry status bit	W	0
0	RBOR	Reset Borrow status bit	W	0

Table 5-6: Channel Command Register

Commands are performed by writing a '1' to the according bit.

The Channel Command Register is a write-only register. Read accesses to this address access the Channel Status Register.



## 5.2 Global Registers

### 5.2.1 Global Control/Status Register

Bit	Symbol	Description	Access	Reset Value
7:3	-	Reserved	-	-
2	SCRERR	Simultaneous Counter Latch Error '1' indicates that a Simultaneous Counter Latch was issued although a Counter Data Registers was still locked – data is lost. This bit must be reset by writing '1' to it.	R/W	0
1	SCR	Simultaneous Counter Latch Writing '1' loads the Counter Data Registers of all channels with the actual counter value. As long as not all Counter Data Registers have been read, this bit reads as '1'.	R/W	0
0	MIE	Master Interrupt Enable '0' disables any interrupt generation '1' enables interrupt generation	R/W	0

Table 5-7: Global Control/Status Register

A Simultaneous Counter Latch Error (SCRERR) is issued even if only one of the four Counter Data Registers is locked (resp. the CDLK bit is set in one of the four Channel Status Registers). In event of a Simultaneous Counter Latch Error the Simultaneous Counter Latch will be canceled for all four counter channels and the old data will be retained.



## 5.2.2 General Purpose I/O Control Register

Bit	Symbol	Description	Access	Reset Value
7:6	-	Reserved	-	-
5	GPDATA	General Purpose Data WRITE to this bit, when the General Purpose I/O is configured as output. READ from this bit, when the General Purpose I/O is configured as input.	R/W	0
4:3	GPCDIV	Clock Output Divider	R/W	00
	[1:0]	00 1x = 8 MHz		
		01 2x = 4 MHz		
		10 4x = 2 MHz		
		11 8x = 1 MHz		
2:1	GPCNF	General Purpose Configuration	R/W	0
	[1:0]	00 General Purpose I/O		
		01 Simultaneous Counter Latch		
		10 Clock Output		
		General Purpose I/O:		
		Use GPDATA to read input data or write output data.		
		Simultaneous Counter Latch:		
The module acts as master, when GPDIR = '1 SCR in the Global Control/Status Register to is Simultaneous Counter Latch. It acts as slave, GPDIR = '0'.				
		Clock Output:		
		Use GPCDIV to program the clock output frequency.		
0	GPDIR	General Purpose Input/Output Control	R/W	0
		'0 '= Use as output		
		'1' = Use as input		

Table 5-8: General Purpose I/O Control Register



## 5.2.3 Interrupt Vector Register

Bit	Symbol	Description	Access	Reset Value
7:0	IVEC	Interrupt Vector	R/W	0

Table 5-9: Interrupt Vector Register

### **5.2.4 Interrupt Control Register**

Symbol	Description				Access	Reset Value
-	Reserve	Reserved			-	-
IRRENTI	'1' enable	1' enables the Interval Timer Interrupt			R/W	0
ICRENL [3:0]	'1' enable	'1' enables the Interrupt on latch '0' disables the Interrupt on latch  Bit 7 CH4 latch interrupt enable  Bit 6 CH3 latch interrupt enable  Bit 5 CH2 latch interrupt enable				0000
		•		•		
ICRENM [3:0]	'1' enable '0' disabl	es the les the Bit 3 Bit 2 Bit 1 Bit 0	e Interrupt on match e Interrupt on match CH4 match interrupt enable CH3 match interrupt enable CH2 match interrupt enable CH1 match interrupt enable s issued when the Counter D	ata Register	R/W	0000
	ICRENL [3:0]	- Reserved IRRENTI Enable I '1' enable I '0' disab  ICRENL Enable I '1' enable I '0' disab '0' disab  An inter loaded b '1' enable I	- Reserved  IRRENTI Enable Interval '1' enables the '0' disables the ICRENI Bit 5 Bit 4 An interrupt is loaded by the  ICRENI Enable Interru '1' enables the '0' disables the	- Reserved  IRRENTI Enable Interval Timer Interrupt '1' enables the Interval Timer Interrupt '0' disables the Interval Timer Interrupt  ICRENL [3:0] Enable Interrupt on latch '1' enables the Interrupt on latch '0' disables the Interrupt on latch Bit 7 CH4 latch interrupt enable Bit 6 CH3 latch interrupt enable Bit 5 CH2 latch interrupt enable Bit 4 CH1 latch interrupt enable An interrupt is issued when Counter Data loaded by the Z-input in the 'Latch on Z'-mod  ICRENM [3:0] Enable Interrupt on match '1' enables the Interrupt on match '0' disables the Interrupt on match Bit 3 CH4 match interrupt enable Bit 2 CH3 match interrupt enable Bit 1 CH2 match interrupt enable Bit 0 CH1 match interrupt enable	- Reserved  IRRENTI Enable Interval Timer Interrupt '1' enables the Interval Timer Interrupt '0' disables the Interval Timer Interrupt  ICRENL [3:0] Enable Interrupt on latch '1' enables the Interrupt on latch '0' disables the Interrupt on latch '0' disables the Interrupt on latch  Bit 7 CH4 latch interrupt enable  Bit 6 CH3 latch interrupt enable  Bit 5 CH2 latch interrupt enable  Bit 4 CH1 latch interrupt enable  An interrupt is issued when Counter Data Register is loaded by the Z-input in the 'Latch on Z'-mode  ICRENM [3:0] Enable Interrupt on match '1' enables the Interrupt on match '0' disables the Interrupt on match '0' disables the Interrupt on match Bit 3 CH4 match interrupt enable  Bit 1 CH2 match interrupt enable  Bit 1 CH2 match interrupt enable  Bit 0 CH1 match interrupt enable  An interrupt is issued when the Counter Data Register	- Reserved - RW  IRRENTI Enable Interval Timer Interrupt '1' enables the Interval Timer Interrupt '0' disables the Interval Timer Interrupt  ICRENL [3:0] Enable Interrupt on latch '1' enables the Interrupt on latch '0' disables the Interrupt on latch '0' disables the Interrupt on latch  Bit 7 CH4 latch interrupt enable  Bit 6 CH3 latch interrupt enable  Bit 5 CH2 latch interrupt enable  Bit 4 CH1 latch interrupt enable  An interrupt is issued when Counter Data Register is loaded by the Z-input in the 'Latch on Z'-mode  ICRENM [3:0] Enable Interrupt on match '1' enables the Interrupt on match '1' enables the Interrupt on match '0' disables the Interrupt on match  Bit 3 CH4 match interrupt enable  Bit 2 CH3 match interrupt enable  Bit 1 CH2 match interrupt enable  Bit 0 CH1 match interrupt enable  An interrupt is issued when the Counter Data Register

Table 5-10: Interrupt Control Register

Interrupts on match, interrupts on latch and Timer interrupts are generated only when interrupts are enabled in the Global Control/Status Register (MIE).



## 5.2.5 Interrupt Status Register

Bit	Symbol	Description	Access	Reset Value	
15:9	-	Reserved		-	-
8	ISRT	Interrupt acknoon a read-acc Timer interrupt	Pending Interval Timer Interrupts (Read), Interrupt acknowledge (Write) On a read-access this bit indicates a pending Interval Timer interrupt. A pending interrupt is marked with a '1'. The interrupt is acknowledged by writing a '1' to this bit.		
7:4	ISRL [3:0]	Interrupt acknoom On a read-according latch interrupts are noted as a second later Bit 7 Bit 6 Bit 5 Bit 4  The interrupts	ng Latch Interrupts (Read), per acknowledge (Write) read-access this four bits contain the channels with ng latch interrupts. Channels with pending per are marked with a '1'.  Bit 7 Pending/Acknowledge CH4 latch interrupt Bit 6 Pending/Acknowledge CH3 latch interrupt Bit 5 Pending/Acknowledge CH2 latch interrupt		0000
3:0	ISRM [3:0]	according bit.		R/W	0000

Table 5-11: Interrupt Status Register



## 5.2.6 Interval Timer Control Register

Bit	Symbol	Descript	Description			Access	Reset Value
7:3	-	Reserve	ed			-	-
2:1	ITCDIV	interval filler election bivides		R/W	00		
	[1:0]		00	1x = 8 MHz			
			01	2x = 4 MHz			
			10	4x = 2 MHz			
			11	8x = 1 MHz			
0	ITEN	'0' disab	Interval Timer Enable '0' disables the Interval Timer '1' enables the Interval timer		R/W	0	

Table 5-12: Interval Timer Control Register

## 5.2.7 Interval Timer Preload Register

Bit	Symbol	Description		Reset Value
15:0	ITPRE	Interval Timer Preload Register	R/W	0

Table 5-13: Interval Timer Preload Register

## 5.2.8 Interval Timer Data Register

Bit	Symbol	Description	Access	Reset Value
15:0	ITDR	Interval Timer Data Register	R	0
		This Register contains the actual Timer Value.		

Table 5-14: Interval Timer Data Register



## 5.2.9 Global Input Status Register

Bit	Symbol	Description	Access	Reset Value
15:13	-	Reserved	-	-
12:9	GISR4 [2:0]	X-, Y-, Z-Input Status Channel 4  Bit Input	R	000
		11 Z-Input		
		10 Y-Input		
		9 X-Input		
8:6	GISR3	X-, Y-, Z-Input Status Channel 3	R	000
	[2:0]	Bit Input		
		8 Z-Input		
		7 Y-Input		
		6 X-Input		
5:3	GISR2	X-, Y-, Z-Input Status Channel 2	R	000
	[2:0]	Bit Input		
		5 Z-Input		
		4 Y-Input		
		3 X-Input		
2:0	GISR1	X-, Y-, Z-Input Status Channel 1	R	000
	[2:0]	Bit Input		
		2 Z-Input		
		1 Y-Input		
		0 X-Input		

Table 5-15: Global Input Status Register

This Register reflects the states of the X-, Y-, and Z-inputs of all channels. Use this register for debug purposes.



## **6 Functional Description**

The TIP116 offers 3 input modes, 2 special count modes and 4 input control modes.

## 6.1 Input Modes

The input mode determines how the counter interprets the X- and Y input lines:

Input Mode	X-input	Y-input	Z-input
Quadrature Count	Quadrature X	Quadrature Y	
Up/Down Count	Count UP	Count DOWN	Available for Input Control Modes
Direction Count	Count	Count direction (up/down)	Control Modes

Table 6-1: Input Modes

Changing the input mode does not affect the counter reading. If no input mode is selected, the counter is disabled.

#### 6.1.1 Quadrature Count

The counter acts as quadrature counter. X-input is quadrature input X, Y-input is quadrature input Y. Input control modes are available with the Z-input. The quadrature inputs can be interpreted as 1x, 2x or 4x counting. 1x lets the counter count once for each full cycle of the quadrature inputs, 2x lets the counter count once for each half cycle of the quadrature inputs and 4x lets the counter count once for each quarter cycle of the quadrature inputs. The count direction (increase or decrease) is determined by the relative phase of the X- and Y-signals. A leading Y signal counts up; a leading X signal counts down.




Figure 6-1: Quadrature Signals

### 6.1.2 Up/Down Count

The counter acts as up-/down counter. The X-input counts up, the Y-input counts down. Input control modes are available with the Z-input. Counting pulses are generated when a transition from low to



high of either the X- or the Y-input is detected. Simultaneous transitions on the X- and Y-input do not generate a counting pulse.

### 6.1.3 Direction Count

The counter acts as up-/down counter. The X-input counts, the Y-input determines the count direction. Input control modes are available with the Z-input. Y-input = '1' is up, Y-input = '0' is down.

## **6.2 Special Count Modes**

In normal operation, the counter is a cycling counter. Additional two special count modes are available.

### 6.2.1 Divide-by-N

The counter is enabled in the Channel Control Register and will run until disabled. The counter is loaded with the content of the preload register every time the counter creates a borrow or a carry.

### 6.2.2 Single Cycle

The counter is enabled in the Channel Control Register and will start on a manual preload or reset in the Channel Command Register. The counter stops when it creates a borrow or a carry.

## **6.3 Input Control Modes**

The Input Control Mode determines how events on the Z-input are interpreted.

With the exception of the 'Gate on Z' mode, all modes react on a level change on the Z-input. Due to the digital input filtering, a change in the input level is only detected, when the input line is stable for at least 100ns. The following table gives an overview of the control mode events.

Innut Control	Polarity		
Input Control Mode	high active (CCR[10] = 0)	low active (CCR[10] = 1)	
No Z-Control	-	-	
Load on Z	Rising edge	Falling edge	
Latch on Z	Rising edge	Falling edge	
Gate on Z	High level	Low Level	
Reset on Z	Rising edge	Falling edge	

Table 6-2: Input Control Mode events

#### 6.3.1 No Z-Control

In this mode the Z-input is ignored. Alternatively the Z-input can be disabled in the Input Enable Register.



#### 6.3.2 Load on Z

An event on the Z-input loads the counter with the content of the Counter Preload Register.

This control mode can be used to establish a known reference position in a mechanical system.

If the 'Single Cycle' mode is active, the event on the Z-input will start the counter.

The counter can also be preloaded by writing '1' to the 'Load Counter' (LCNT) bit in the Channel Command Register.

### 6.3.3 Latch on Z

An event on the Z-input loads and locks the Counter Data Register with the actual counter value (see "6.4 Counter Data Register Lock" for details). When enabled in the Interrupt Control Register, this also generates an interrupt.

When a 'Latch on Z' event occurs while the Counter Data Register Lock is still active, the data in the Counter Data Register will be retained and the Counter Data Register Lock Overflow (OVFL) will be set to indicate that data was lost.

This control mode can be used to capture a position in a mechanical system.

### 6.3.4 Gate on Z

The signal level on the Z-input enables or disables counting.

When a signal with constant frequency (i.e. the clock output of the TIP116) is connected to the X- and Y-inputs, this control mode can be used to let the counter act as a timer.

#### 6.3.5 Reset on Z

An event on the Z-input resets the counter.

This control mode can be used to establish a known home or reference position in a mechanical system.

The counter can also be reset by writing '1' to the 'Reset Counter' (RCNT) bit in the Channel Command Register.



## 6.4 Counter Data Register Lock

The Counter Data Register is loaded with the actual counter value and locked on following conditions:

- Read-access to the high-word or the highest byte of the Counter Data Register
- Latch Mode
- General Purpose I/O: Simultaneous Counter Latch
- Simultaneous Counter Latch in the Global Control Register (SCR)

The Counter Data Register is locked until following conditions are met:

- A read-access to the low-word or the lowest byte of the Output Register
- A write '1' to the RCLT bit in the Channel Command Register

Until the lock is released, the Counter Data Register will not load again. The status of the Counter Data Register lock can be monitored in the Channel Status Register (CDLK). When the lock is released, the Counter Data Register retains its value until it is loaded again.

When a Simultaneous Counter Latch is issued although a Counter Data Register is locked, the Simultaneous Counter Latch is canceled and a Simultaneous Counter Latch Error (SCRERR) is issued in the Global Control/Status Register to indicate that data is lost.

When a Latch Mode event occurs while the Counter Data Register Lock is still active, the data in the Counter Data Register will be retained and the Counter Data Register Lock Overflow (OVFL) will be set to indicate that data was lost.

## 6.5 Interrupts

The TIP116 creates interrupts when the counter reading matches the Counter Compare Register and when the interval timer passes zero. It also creates an interrupt when Counter Data Register is loaded by the Z-input in the 'Latch on Z'-mode. Each interrupt must be enabled individually in the Interrupt Control Register. Additionally, interrupts must be enabled globally in the Global Control Register.

All interrupts are issued on the INTREQ0 output. The channel causing the interrupt can be determined in the Interrupt Status Register. All interrupts are acknowledged in the Interrupt Status Register.



## 6.6 General Purpose I/O

The TIP116 provides one RS422 general purpose I/O. It can be configured in the General Purpose I/O Control Register:

Configuration	General Purpose I/O Control Register			
Configuration	GPDIR	GPCNF	GPCDIV	GPDATA
General Purpose Input	input	General purpose	don't care	Read Input Data
General Purpose Output	output	General purpose	don't care	Write Output Data
Clock Output	output	Clock output	Clock Divider	don't care
Simultaneous Counter Latch Master	output	Simultaneous Counter Latch	don't care	don't care
Simultaneous Counter Latch Slave	input	Simultaneous Counter Latch	don't care	don't care

Table 6-3: General Purpose I/O Configurations

### 6.6.1 General Purpose Input/Output

The General Purpose I/O can be configured as input or as output. When configured as input, read the input data from GPDATA, when configured as output, write the output data to GPDATA.

### 6.6.2 Programmable Clock Output

The clock can be programmed to 8, 4, 2, or 1 MHz frequency. Use GPCDIV in the Global Control Register to configure the desired clock frequency.

In an application, the clock output can be connected with the X-input of a channel which is then gated with the Z-input. This configuration turns that channel into a gated 32 bit timer with a resolution up to 125 ns. Note that the maximum input frequency of the counters is 4 MHz.

### 6.6.3 Simultaneous Counter Latch

The Simultaneous Counter Latch provides a way to synchronize multiple TIP116 modules or synchronize the TIP116 with external events.

To synchronize the TIP116 with external events, configure the General Purpose I/O as Simultaneous Counter Latch Slave. With a high-pulse of at least 100ns on the GPIO input the Counter Data Registers of all channels are loaded simultaneously with the actual counter reading.

To synchronize multiple TIP116, configure one module as Simultaneous Counter Latch Master and the other modules as Simultaneous Counter Latch Slaves. Connect the GPIO of the master with the GPIO of the slaves. To issue a Simultaneous Counter Latch, write to the SCR bit in the Global Control/Status Register of the master. The Simultaneous Counter Latch is then passed on the connected Simultaneous Counter Latch Slaves.

The Simultaneous Counter Latch (SCR) in the Global Control/Status Register operates independent of the configuration of the General Purpose I/O, except in the described case when the General Purpose I/O is configured as Simultaneous Counter Latch Master.



### 6.7 Interval Timer

The interval timer is a 16 bit preloadable counter with a programmable clock. On activation, the counter loads from Interval Timer Preload Register und starts counting down. When the counter reaches zero, it generates an interrupt (if enabled), is automatically preloaded again and continues counting.

With the 16 bit preload register and the programmable clock interval times up to 65ms are possible. Calculate the interval times after following formula:

Interval Time = Value of ITPL \* Clock period

ITC_CL	Clock frequency	Clock period
00	8 MHz	125ns
01	4 MHz	250ns
10	2 MHz	500ns
11	1 MHz	1µs

Table 6-4: Output Clock Periods

The interval timer can be used as reference timer in closed loop applications.

## 6.8 Digital Input Filtering

To avoid false counts caused by noisy input signals, the X- Y- and Z-inputs are digital filtered. A change in the input level is only detected, when the input line is stable for at least 100ns.



## 6.9 Input Wiring

The following schematic shows the principle input wiring for one encoder signal.




Figure 6-2: Input Wiring

The  $120\Omega$  termination resistor is switchable via DIP switches. For single-ended/TTL signals the switch must be left open (default), for differential/RS422 signals the switch should be closed.




Figure 6-3: Termination Resistor DIP Switches



### 6.9.1 Single-Ended / TTL

The following schematic shows the principle input wiring for one single-ended/TTL encoder signal. For single-ended/TTL input, leave the inverting input (X-) open and connect the TTL signal to the non-inverting input (X+).

The 120 $\Omega$  termination resistor must be switched off when using single-ended/TTL input signals!




Figure 6-4: Single-ended Input Wiring

The switching point lies at approx. 1.6V, with a hysteresis of about 0.4 mV.



### 6.9.2 Differential / RS422

The following schematic shows the principle input wiring for one differential/RS422 encoder signal. RS422 input signals should be terminated. The encoder input is fail-safe based, so that unused inputs can be left open.




Figure 6-5: Differential Input Wiring

It is recommended to terminate differential/RS 422 input signals.



# 7 Pin Assignment – I/O Connector

Pin	Signal	RS422	TTL input
1	Channel 1 X+	X1+	X1
2	GND		GND
3	Channel 1 Y+	Y1+	Y1
4	GND		GND
5	Channel 1 Z+	Z1+	Z1
6	GND		GND
7	Channel 2 X+	X2+	X2
8	GND		GND
9	Channel 2 Y+	Y2+	Y2
10	GND		GND
11	Channel 2 Z+	Z2+	Z2
12	GND		GND
13	Channel 3 X+	X3+	X3
14	GND		GND
15	Channel 3 Y+	Y3+	Y3
16	GND		GND
17	Channel 3 Z+	Z3+	Z3
18	GND		GND
19	Channel 4 X+	X4+	X4
20	GND		GND
21	Channel 4 Y+	Y4+	Y4
22	GND		GND
23	Channel 4 Z+	Z4+	Z4
24	GND		GND
25	GPIO+	RS422+	

Pin	Signal	RS422	TTL input
26	GND		GND
27	Channel 1 X-	X1-	No connect
28	GND		GND
29	Channel 1 Y-	Y1-	No connect
30	GND		GND
31	Channel 1 Z-	Z1-	No connect
32	GND		GND
33	Channel 2 X-	X2-	No connect
34	GND		GND
35	Channel 2 Y-	Y2-	No connect
36	GND		GND
37	Channel 2 Z-	Z2-	No connect
38	GND		GND
39	Channel 3 X-	X3-	No connect
40	GND		GND
41	Channel 3 Y-	Y3-	No connect
42	GND		GND
43	Channel 3 Z-	Z3-	No connect
44	GND		GND
45	Channel 4 X-	X4-	No connect
46	GND		GND
47	Channel 4 Y-	Y4-	No connect
48	GND		GND
49	Channel 4 Z-	Z4-	No connect
50	GPIO-	RS422-	

Table 7-1: Pin Assignment I/O Connector