

The Embedded I/O Company



TIP866

8 Channel Serial Interface IP

Version 1.0

User Manual

Issue 1.0.9

February 2009

TEWS TECHNOLOGIES GmbH

Am Bahnhof 7
25469 Halstenbek, Germany
www.tews.com

Phone: +49-(0)4101-4058-0
Fax: +49-(0)4101-4058-19
e-mail: info@tews.com

TEWS TECHNOLOGIES LLC

9190 Double Diamond Parkway,
Suite 127, Reno, NV 89521, USA
www.tews.com

Phone: +1 (775) 850 5830
Fax: +1 (775) 201 0347
e-mail: usasales@tews.com

TIP866-10

8 channel RS232 serial I/O

TIP866-10-ET

8 channel RS232 serial I/O for operating temperature –40°C to 85°C

TIP866-11

8 channel TTL serial I/O

TIP866-11-ET

8 channel TTL serial I/O for operating temperature –40°C to 85°C

TIP866-20

8 channel RS422 serial I/O

TIP866-20-ET

8 channel RS422 serial I/O for operating temperature –40°C to 85°C

This document contains information, which is proprietary to TEWS TECHNOLOGIES GmbH. Any reproduction without written permission is forbidden.

TEWS TECHNOLOGIES GmbH has made any effort to ensure that this manual is accurate and complete. However TEWS TECHNOLOGIES GmbH reserves the right to change the product described in this document at any time without notice.

TEWS TECHNOLOGIES GmbH is not liable for any damage arising out of the application or use of the device described herein.

Style Conventions

Hexadecimal characters are specified with prefix 0x, i.e. 0x029E (that means hexadecimal value 029E).

For signals on hardware products, an 'Active Low' is represented by the signal name with # following, i.e. IP_RESET#.

Access terms are described as:

W	Write Only
R	Read Only
R/W	Read/Write
R/C	Read/Clear
R/S	Read/Set

©1996-2009 by TEWS TECHNOLOGIES GmbH

All trademarks mentioned are property of their respective owners.

Issue	Description	Date
1.0	First Issue	August 1996
1.1	Revision B	December 1996
1.2	Add RS422 Interface	December 1996
1.3	I/O Pin Assignment	December 1997
1.4	General Revision	November 2002
1.5	Add Module versions TIP866-xx-ET	April 2003
1.6	Correction Model Number in chapter "ID PROM CONTENTS"	November 2003
1.7	Baud Rate Programming Note Update	December 2003
1.8	New address TEWS LLC	September 2006
1.0.9	New Notation for User Manual and Engineering Documentation	February 2009

Table of Contents

1	PRODUCT DESCRIPTION	6
2	TECHNICAL SPECIFICATION	7
3	ID PROM CONTENTS	8
4	IP ADDRESSING	9
	4.1 Channel Register Sets	9
	4.1.1 Channel 1 Register Set	10
	4.1.2 Channel 2 Register Set	11
	4.1.3 Channel 3 Register Set	12
	4.1.4 Channel 4 Register Set	13
	4.1.5 Channel 5 Register Set	14
	4.1.6 Channel 6 Register Set	15
	4.1.7 Channel 7 Register Set	16
	4.1.8 Channel 8 Register Set	17
	4.2 Special Registers	18
	4.2.1 Interrupt Vector Register (Offset 0x0F)	18
	4.2.2 FIFO Ready Status Register 1 (Channel 1-4) (Offset 0x1F)	19
	4.2.3 FIFO Ready Status Register 2 (Channel 5-8) (Offset 0x5F)	20
5	BAUD RATE PROGRAMMING	21
6	PIN ASSIGNMENT – I/O CONNECTOR	23
	6.1 50 pin I/O connector TIP866-10 (-ET) (RS232) / -11 (-ET) (TTL)	23
	6.2 50 pin I/O connector TIP866-20 (-ET) (RS422)	25

List of Figures

FIGURE 1-1 : BLOCK DIAGRAM.....	6
---------------------------------	---

List of Tables

TABLE 2-1 : TECHNICAL SPECIFICATION.....	7
TABLE 3-1 : ID PROM CONTENTS.....	8
TABLE 4-1 : I/O SPACE ADDRESS MAP.....	9
TABLE 4-2 : CHANNEL 1 REGISTER SET 1	10
TABLE 4-3 : CHANNEL 1 REGISTER SET 2	10
TABLE 4-4 : CHANNEL 2 REGISTER SET 1	11
TABLE 4-5 : CHANNEL 2 REGISTER SET 2	11
TABLE 4-6 : CHANNEL 3 REGISTER SET 1	12
TABLE 4-7 : CHANNEL 3 REGISTER SET 2	12
TABLE 4-8 : CHANNEL 4 REGISTER SET 1	13
TABLE 4-9 : CHANNEL 4 REGISTER SET 2	13
TABLE 4-10: CHANNEL 5 REGISTER SET 1	14
TABLE 4-11: CHANNEL 5 REGISTER SET 2	14
TABLE 4-12: CHANNEL 6 REGISTER SET 1	15
TABLE 4-13: CHANNEL 6 REGISTER SET 2	15
TABLE 4-14: CHANNEL 7 REGISTER SET 1	16
TABLE 4-15: CHANNEL 7 REGISTER SET 2	16
TABLE 4-16: CHANNEL 8 REGISTER SET 1	17
TABLE 4-17: CHANNEL 8 REGISTER SET 2	17
TABLE 4-18: INTERRUPT VECTOR REGISTER INTVEC	18
TABLE 4-19: FIFO READY STATUS REGISTER 1 (FIFORDY1)	19
TABLE 4-20: FIFO READY STATUS REGISTER 2 (FIFORDY2)	20
TABLE 5-1 : BAUD RATE PROGRAMMING TABLE.....	21
TABLE 6-1 : PIN ASSIGNMENT I/O CONNECTOR TIP866-10 (-ET) (RS232) / -11 (-ET) (TTL).....	24
TABLE 6-2 : PIN ASSIGNMENT I/O CONNECTOR TIP866-20 (-ET) (RS422)	26

1 Product Description

The TIP866 is an IndustryPack® compatible module providing eight channels of high performance serial interface. Following module options are available:

- **TIP866-10** provides RS232 interface
- **TIP866-10-ET** provides RS232 interface for extended operating temperature

- **TIP866-11** provides TTL level interface
- **TIP866-11-ET** provides TTL level interface for extended operating temperature

- **TIP866-20** provides RS422 interface
- **TIP866-20-ET** provides RS422 interface for extended operating temperature

Each channel of the modules has a 64 byte transmit FIFO and a 64 byte receive FIFO to significantly reduce the overhead required to provide data to and get data from the transmitters and receivers. The FIFO trigger levels are programmable.

The TIP866-10(-ET) / -11(-ET) support RxD, TxD, RTS, CTS and GND for each of the eight RS232 / TTL channels. The TIP866-20(-ET) support RxD+/-, TxD+/- and GND for each of the eight RS422 channels.

The baud rate is individually programmable for up to 115.2kbaud for the TIP866-10(-ET) and up to 460.8kbaud for the TIP866-11(-ET) / -20(-ET).

The TIP866-10(-ET) / -20(-ET) provide ESD protected transceivers (up to +/-15KV according to IEC 1000-4-2).

Several transition modules for I/O cabling are available:

- TIP866-TM-10 provides 8 DB25 connectors mounted in a 6U 8TE front panel
- TIP866-TM-20 provides 8 RJ45 connectors mounted in a 6U 4TE front panel
- TIP866-TM-30 provides 16 4-pin RJ connectors mounted in a 6U 4TE front panel.




Figure 1-1 : Block Diagram

2 Technical Specification

IP Interface	Single Size IndustryPack® Logic Interface compliant to ANSI/VITA 4-1995 8MHz	
Wait States	No wait states	
Interrupts	Vectored interrupts IP_INTREQ0# for I/O channels 1-4 IP_INTREQ1# for I/O channels 5-8	
Number of Serial Channels	8	
Serial Controller	Two ST16C654 (Quad UART)	
FIFO	64 byte transmit FIFO, 64 byte receive FIFO per channel	
I/O Signals	TIP866-10/TIP866-10-ET (RS232) and TIP866-11/TIP866-11-ET (TTL): TxD, RTS, RxD, CTS, GND DTR, DSR, DCD, RI additionally for channel 1 and channel 2 TIP866-20/TIP866-20-ET (RS422): TxD+/-, RxD+/-, GND	
I/O Line Termination	120ohms on board between RxD+ and RxD- for TIP866-20/TIP866-20-ET	
Baud Rates	Each channel individually programmable : TIP866-10/TIP866-10-ET (RS232): up to 115.2 Kbaud TIP866-11/TIP866-11-ET (TTL) and TIP866-20/TIP866-20-ET (RS422): up to 460.8 Kbaud	
I/O Interface Connector	50-conductor flat cable	
ESD Protection	RS232/422 Transmitter (TIP866-10/TIP866-10-ET and TIP866-20/TIP866-20-ET): +/-6kV IEC1000-4-2, contact discharge +/-15kV IEC1000-4-2, air gap discharge RS232/422 Receiver (TIP866-10/TIP866-10-ET and TIP866-20/TIP866-20-ET): +/-8kV IEC1000-4-2, contact discharge +/-15kV IEC1000-4-2, air gap discharge	
Power Requirements	40mA typical @ +5V DC (no serial channel connected) 1mA typical @ - 12V DC (no serial channel connected) 1mA typical @ + 12V DC (no serial channel connected)	
Temperature Range	Operating TIP866-xx Operating TIP866-xx-ET Storage	0 °C to +70 °C -40 °C to +85 °C -40°C to +125°C
MTBF	TIP866-10 / TIP866-10-ET: 714778 h TIP866-11 / TIP866-11-ET: 809041h TIP866-20 / TIP866-20-ET: 667498 h	
Humidity	5 – 95 % non-condensing	

Table 2-1 : Technical Specification

3 ID Prom Contents

Address	Function	Contents
0x01	ASCII 'I'	0x49
0x03	ASCII 'P'	0x50
0x05	ASCII 'A'	0x41
0x07	ASCII 'C'	0x43
0x09	Manufacturer ID	0xB3
0x0B	Model Number	0x1D
0x0D	Revision	0x10
0x0F	Reserved	0x00
0x11	Driver-ID Low - Byte	0x00
0x13	Driver-ID High - Byte	0x00
0x15	Number of bytes used	0x0D
0x17	CRC	TIP866-10 (-ET) : 0x07 TIP866-11 (-ET): 0x26 TIP866-20 (-ET): 0xF8
0x19	TIP866 Board Option	TIP866-10 (-ET) : 0x0A TIP866-11 (-ET) : 0x0B TIP866-20 (-ET) : 0x14
0x1B	Not used	0x00
...
0x3F	Not used	0x00

Table 3-1 : ID PROM Contents

4 IP Addressing

All registers for the eight serial channels and three special registers of the TIP866 are accessible in the IP I/O space:

Register	Address Offset in IP I/O Space
Channel 1 Register Set	0x00 to 0x0F
Channel 2 Register Set	0x10 to 0x1F
Channel 3 Register Set	0x20 to 0x2F
Channel 4 Register Set	0x30 to 0x3F
Channel 5 Register Set	0x40 to 0x4F
Channel 6 Register Set	0x50 to 0x5F
Channel 7 Register Set	0x60 to 0x6F
Channel 8 Register Set	0x70 to 0x7F
INTVEC	0x0F
FIFORDY1	0x1F
FIFORDY2	0x5F

Table 4-1 : I/O Space Address Map

The three special registers INTVEC, FIFORDY1 and FIFORDY2 are located within the register sets of channels 1, 2 and 6.

4.1 Channel Register Sets

Each of the eight I/O channels is controlled by two register sets (register set 1 and register set 2) mapped to the Quad UART ST16C654 registers.

The Line Control Register (LCR) is common to both register sets of a channel. Bit 7 of the Line Control Register is used to select the actual register set (1 or 2) for a channel.

For more details on the ST16C654 registers and programming please see the ST16C654 data sheet.

4.1.1 Channel 1 Register Set

After reset Register Set 1 is selected.

Register Set 1 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x07) is set to '0'.

The special register INTVEC is accessible within this register set.

Offset in IP I/O Space	Read Mode	Write Mode	Size (Bit)
0x01	Receive Holding Register (RHR)	Transmit Holding Register (THR)	8
0x03	Interrupt Enable Register (IER)	Interrupt Enable Register (IER)	8
0x05	Interrupt Status Register (ISR)	FIFO Control Register (FCR)	8
0x07	Line Control Register (LCR)	Line Control Register (LCR)	8
0x09	Modem Control Register (MCR)	Modem Control Register (MCR)	8
0x0B	Line Status Register (LSR)	-	8
0x0D	Modem Status Register (MSR)	-	8
0x0F	Interrupt Vector Register (INTVEC)	Interrupt Vector Register (INTVEC)	8

Table 4-2 : Channel 1 Register Set 1

Register Set 2 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x07) is set to '1'.

The Enhance Feature Register, Xon-1/-2 and Xoff-1/-2 registers are only accessible when the Line Control Register is set to 0xBF.

Offset in IP I/O Space	Read / Write	Size (Bit)	Comment
0x01	LSB of Divisor Latch (DLL)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x03	MSB of Divisor Latch (DLM)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x05	Enhanced Feature Register (EFR)	8	LCR set to 0xBF
0x07	Line Control Register (LCR)	8	Always accessible
0x09	Xon-1 Word	8	LCR set to 0xBF
0x0B	Xon-2 Word	8	LCR set to 0xBF
0x0D	Xoff-1 Word	8	LCR set to 0xBF
0x0F	Xoff-2 Word	8	LCR set to 0xBF

Table 4-3 : Channel 1 Register Set 2

4.1.2 Channel 2 Register Set

After reset Register Set 1 is selected.

Register Set 1 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x17) is set to '0'.

The special register FIFORDY1 is accessible within this register set.

Offset in IP I/O Space	Read Mode	Write Mode	Size (Bit)
0x11	Receive Holding Register (RHR)	Transmit Holding Register (THR)	8
0x13	Interrupt Enable Register (IER)	Interrupt Enable Register (IER)	8
0x15	Interrupt Status Register (ISR)	FIFO Control Register (FCR)	8
0x17	Line Control Register (LCR)	Line Control Register (LCR)	8
0x19	Modem Control Register (MCR)	Modem Control Register (MCR)	8
0x1B	Line Status Register (LSR)	-	8
0x1D	Modem Status Register (MSR)	-	8
0x1F	FIFORDY1 Register	FIFORDY1 Register	8

Table 4-4 : Channel 2 Register Set 1

Register Set 2 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x17) is set to '1'.

The Enhance Feature Register, Xon-1/-2 and Xoff-1/-2 registers are only accessible when LCR is set to 0xBF.

Offset in IP I/O Space	Read / Write	Size (Bit)	Comment
0x11	LSB of Divisor Latch (DLL)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x13	MSB of Divisor Latch (DLM)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x15	Enhanced Feature Register (EFR)	8	LCR set to 0xBF
0x17	Line Control Register (LCR)	8	Always accessible
0x19	Xon-1 Word	8	LCR set to 0xBF
0x1B	Xon-2 Word	8	LCR set to 0xBF
0x1D	Xoff-1 Word	8	LCR set to 0xBF
0x1F	Xoff-2 Word	8	LCR set to 0xBF

Table 4-5 : Channel 2 Register Set 2

4.1.3 Channel 3 Register Set

After reset Register Set 1 is selected.

Register Set 1 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x27) is set to '0'.

Offset in IP I/O Space	Read Mode	Write Mode	Size (Bit)
0x21	Receive Holding Register (RHR)	Transmit Holding Register (THR)	8
0x23	Interrupt Enable Register (IER)	Interrupt Enable Register (IER)	8
0x25	Interrupt Status Register (ISR)	FIFO Control Register (FCR)	8
0x27	Line Control Register (LCR)	Line Control Register (LCR)	8
0x29	Modem Control Register (MCR)	Modem Control Register (MCR)	8
0x2B	Line Status Register (LSR)	-	8
0x2D	Modem Status Register (MSR)	-	8
0x2F	Not used	Not used	8

Table 4-6 : Channel 3 Register Set 1

Register Set 2 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x27) is set to '1'.

The Enhance Feature Register, Xon-1/-2 and Xoff-1/-2 registers are accessible only when LCR is set to 0xBF.

Offset in IP I/O Space	Read / Write	Size (Bit)	Comment
0x21	LSB of Divisor Latch (DLL)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x23	MSB of Divisor Latch (DLM)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x25	Enhanced Feature Register (EFR)	8	LCR set to 0xBF
0x27	Line Control Register (LCR)	8	Always accessible
0x29	Xon-1 Word	8	LCR set to 0xBF
0x2B	Xon-2 Word	8	LCR set to 0xBF
0x2D	Xoff-1 Word	8	LCR set to 0xBF
0x2F	Xoff-2 Word	8	LCR set to 0xBF

Table 4-7 : Channel 3 Register Set 2

4.1.4 Channel 4 Register Set

After reset Register Set 1 is selected.

Register Set 1 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x37) is set to '0'.

Offset in IP I/O Space	Read Mode	Write Mode	Size (Bit)
0x31	Receive Holding Register (RHR)	Transmit Holding Register (THR)	8
0x33	Interrupt Enable Register (IER)	Interrupt Enable Register (IER)	8
0x35	Interrupt Status Register (ISR)	FIFO Control Register (FCR)	8
0x37	Line Control Register (LCR)	Line Control Register (LCR)	8
0x39	Modem Control Register (MCR)	Modem Control Register (MCR)	8
0x3B	Line Status Register (LSR)	-	8
0x3D	Modem Status Register (MSR)	-	8
0x3F	Not used	Not used	8

Table 4-8 : Channel 4 Register Set 1

Register Set 2 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x37) is set to '1'.

The Enhance Feature Register, Xon-1/-2 and Xoff-1/-2 registers are accessible only when LCR is set to 0xBF.

Offset in IP I/O Space	Read / Write	Size (Bit)	Comment
0x31	LSB of Divisor Latch (DLL)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x33	MSB of Divisor Latch (DLM)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x35	Enhanced Feature Register (EFR)	8	LCR set to 0xBF
0x37	Line Control Register (LCR)	8	Always accessible
0x39	Xon-1 Word	8	LCR set to 0xBF
0x3B	Xon-2 Word	8	LCR set to 0xBF
0x3D	Xoff-1 Word	8	LCR set to 0xBF
0x3F	Xoff-2 Word	8	LCR set to 0xBF

Table 4-9 : Channel 4 Register Set 2

4.1.5 Channel 5 Register Set

After reset Register Set 1 is selected.

Register Set 1 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x47) is set to '0'.

Offset in IP I/O Space	Read Mode	Write Mode	Size (Bit)
0x41	Receive Holding Register (RHR)	Transmit Holding Register (THR)	8
0x43	Interrupt Enable Register (IER)	Interrupt Enable Register (IER)	8
0x45	Interrupt Status Register (ISR)	FIFO Control Register (FCR)	8
0x47	Line Control Register (LCR)	Line Control Register (LCR)	8
0x49	Modem Control Register (MCR)	Modem Control Register (MCR)	8
0x4B	Line Status Register (LSR)	-	8
0x4D	Modem Status Register (MSR)	-	8
0x4F	Not used	Not used	8

Table 4-10: Channel 5 Register Set 1

Register Set 2 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x47) is set to '1'.

The Enhance Feature Register, Xon-1/-2 and Xoff-1/-2 registers are accessible only when LCR is set to 0xBF.

Offset in IP I/O Space	Read / Write	Size (Bit)	Comment
0x41	LSB of Divisor Latch (DLL)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x43	MSB of Divisor Latch (DLM)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x45	Enhanced Feature Register (EFR)	8	LCR set to 0xBF
0x47	Line Control Register (LCR)	8	Always accessible
0x49	Xon-1 Word	8	LCR set to 0xBF
0x4B	Xon-2 Word	8	LCR set to 0xBF
0x4D	Xoff-1 Word	8	LCR set to 0xBF
0x4F	Xoff-2 Word	8	LCR set to 0xBF

Table 4-11: Channel 5 Register Set 2

4.1.6 Channel 6 Register Set

After reset Register Set 1 is selected.

Register Set 1 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x57) is set to '0'.

The special register FIFORDY2 is accessible within this register set.

Offset in IP I/O Space	Read Mode	Write Mode	Size (Bit)
0x51	Receive Holding Register (RHR)	Transmit Holding Register (THR)	8
0x53	Interrupt Enable Register (IER)	Interrupt Enable Register (IER)	8
0x55	Interrupt Status Register (ISR)	FIFO Control Register (FCR)	8
0x57	Line Control Register (LCR)	Line Control Register (LCR)	8
0x59	Modem Control Register (MCR)	Modem Control Register (MCR)	8
0x5B	Line Status Register (LSR)	-	8
0x5D	Modem Status Register (MSR)	-	8
0x5F	FIFORDY2	FIFORDY2	8

Table 4-12: Channel 6 Register Set 1

Register Set 2 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x57) is set to '1'.

The Enhance Feature Register, Xon-1/-2 and Xoff-1/-2 registers are accessible only when LCR is set to 0xBF.

Offset in IP I/O Space	Read / Write	Size (Bit)	Comment
0x51	LSB of Divisor Latch (DLL)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x53	MSB of Divisor Latch (DLM)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x55	Enhanced Feature Register (EFR)	8	LCR set to 0xBF
0x57	Line Control Register (LCR)	8	Always accessible
0x59	Xon-1 Word	8	LCR set to 0xBF
0x5B	Xon-2 Word	8	LCR set to 0xBF
0x5D	Xoff-1 Word	8	LCR set to 0xBF
0x5F	Xoff-2 Word	8	LCR set to 0xBF

Table 4-13: Channel 6 Register Set 2

4.1.7 Channel 7 Register Set

After reset Register Set 1 is selected.

Register Set 1 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x67) is set to '0'.

Offset in IP I/O Space	Read Mode	Write Mode	Size (Bit)
0x61	Receive Holding Register (RHR)	Transmit Holding Register (THR)	8
0x63	Interrupt Enable Register (IER)	Interrupt Enable Register (IER)	8
0x65	Interrupt Status Register (ISR)	FIFO Control Register (FCR)	8
0x67	Line Control Register (LCR)	Line Control Register (LCR)	8
0x69	Modem Control Register (MCR)	Modem Control Register (MCR)	8
0x6B	Line Status Register (LSR)	-	8
0x6D	Modem Status Register (MSR)	-	8
0x6F	Not used	Not used	8

Table 4-14: Channel 7 Register Set 1

Register Set 2 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x67) is set to '1'.

The Enhance Feature Register, Xon-1/-2 and Xoff-1/-2 registers are accessible only when LCR is set to 0xBF.

Offset in IP I/O Space	Read / Write	Size (Bit)	Comment
0x61	LSB of Divisor Latch (DLL)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x63	MSB of Divisor Latch (DLM)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x65	Enhanced Feature Register (EFR)	8	LCR set to 0xBF
0x67	Line Control Register (LCR)	8	Always accessible
0x69	Xon-1 Word	8	LCR set to 0xBF
0x6B	Xon-2 Word	8	LCR set to 0xBF
0x6D	Xoff-1 Word	8	LCR set to 0xBF
0x6F	Xoff-2 Word	8	LCR set to 0xBF

Table 4-15: Channel 7 Register Set 2

4.1.8 Channel 8 Register Set

After reset Register Set 1 is selected.

Register Set 1 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x77) is set to '0'.

Offset in IP I/O Space	Read Mode	Write Mode	Size (Bit)
0x71	Receive Holding Register (RHR)	Transmit Holding Register (THR)	8
0x73	Interrupt Enable Register (IER)	Interrupt Enable Register (IER)	8
0x75	Interrupt Status Register (ISR)	FIFO Control Register (FCR)	8
0x77	Line Control Register (LCR)	Line Control Register (LCR)	8
0x79	Modem Control Register (MCR)	Modem Control Register (MCR)	8
0x7B	Line Status Register (LSR)	-	8
0x7D	Modem Status Register (MSR)	-	8
0x7F	Not used	Not used	8

Table 4-16: Channel 8 Register Set 1

Register Set 2 is accessible if bit 7 of the Line Control Register (LCR) (Offset 0x77) is set to '1'.

The Enhance Feature Register, Xon-1/-2 and Xoff-1/-2 registers are accessible only when LCR is set to 0xBF.

Offset in IP I/O Space	Read / Write	Size (Bit)	Comment
0x71	LSB of Divisor Latch (DLL)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x73	MSB of Divisor Latch (DLM)	8	LCR bit 7 set to '1' (but ≠ 0xBF)
0x75	Enhanced Feature Register (EFR)	8	LCR set to 0xBF
0x77	Line Control Register (LCR)	8	Always accessible
0x79	Xon-1 Word	8	LCR set to 0xBF
0x7B	Xon-2 Word	8	LCR set to 0xBF
0x7D	Xoff-1 Word	8	LCR set to 0xBF
0x7F	Xoff-2 Word	8	LCR set to 0xBF

Table 4-17: Channel 8 Register Set 2

4.2 Special Registers

4.2.1 Interrupt Vector Register (Offset 0x0F)

The Interrupt Vector Register INTVEC is a byte wide read/write register. It is located within the Register Set 1 of Channel 1.

Each Quad UART controller generates an individual interrupt (Quad UART Controller 1 for channel 1-4 and Quad UART Controller 2 for channel 5-8). The Interrupt Vector Register is shared between both interrupt sources.

Bit	Symbol	Description	Access	Reset Value
7:1		Interrupt vector (loaded by software)	R/W	all 0
0		In I/O space always read as '1'. For INT vector cycle : Read as '0' for an interrupt from controller 1 (channel 1-4) Read as '1' for an interrupt from controller 2 (channel 5-8) Example : INTVEC loaded with 0x60 Controller 1 will create interrupt vector 0x60 Controller 2 will create interrupt vector 0x61	R	

Table 4-18: Interrupt Vector Register INTVEC

Quad UART Controller 1 (channels 1-4) generates interrupts on IP interrupt request line INTREQ0#.

Quad UART Controller 2 (channels 5-8) generates interrupts on IP interrupt request line INTREQ1#.

4.2.2 FIFO Ready Status Register 1 (Channel 1-4) (Offset 0x1F)

The FIFO Ready Status Register 1 (FIFORDY1) is a byte wide read only register. It is located within Register Set 1 of Channel 2.

FIFORDY1 covers the FIFO status for Quad UART Controller 1 (channels 1-4).

If a serial channel is in FIFO mode (FIFO Control Register bit 0 set to '1') and bit 3 of the FIFO Control Register is set to '1', the corresponding TxRdy bit of the FIFORDY1 register will be read as '1' if the transmit FIFO is completely full. It will be read as '0' if one or more transmit FIFO locations are empty. The corresponding RxRdy bit of the FIFORDY1 register will become '0' when the FIFO trigger level has been reached. The RxRdy bit of the FIFORDY1 register will be read as '1' when there are no more characters in the receive FIFO.

If a serial channel is in FIFO mode (FIFO Control Register bit 0 set to '1') and bit 3 of the FIFO Control Register is set to '0' or if the FIFO mode is disabled, the TxRdy bit of the FIFORDY1 register will be read as '0' when there are no characters in the transmit FIFO or transmit holding register. The TxRdy bit of the FIFORDY1 register will be read as '1' after the first character is loaded into the transmit register.

The corresponding RxRdy bit of the FIFORDY1 register will be read as '0' when there is at least 1 character in the receive FIFO. The RxRdy bit of the FIFORDY1 register will be read as '1' when there are no more characters in the receiver.

Bit	Symbol	Description	Access	Reset Value
7	RXRDY4	RXRDY channel 1-4	R	1111
6	RXRDY3			
5	RXRDY2			
4	RXRDY1			
3	TXRDY4	TXRDY channel 1-4	R	0000
2	TXRDY3			
1	TXRDY2			
0	TXRDY1			

Table 4-19: FIFO Ready Status Register 1 (FIFORDY1)

4.2.3 FIFO Ready Status Register 2 (Channel 5-8) (Offset 0x5F)

The FIFO Ready Status Register 2 (FIFORDY2) is a byte wide read only register. It is located within Register Set 1 of Channel 6.

FIFORDY2 covers the FIFO status for Quad UART Controller 2 (channels 5-8).

If a serial channel is in FIFO mode (FIFO Control Register bit 0 set to '1') and bit 3 of the FIFO Control Register is set to '1', the corresponding TxRdy bit of the FIFORDY2 register will be read as '1' if the transmit FIFO is completely full. It will be read as '0' if one or more transmit FIFO locations are empty. The corresponding RxRdy bit of the FIFORDY2 register will become '0' when the FIFO trigger level has been reached. The RxRdy bit of the FIFORDY2 register will be read as '1' when there are no more characters in the receive FIFO.

If a serial channel is in FIFO mode (FIFO Control Register bit 0 set to '1') and bit 3 of the FIFO Control Register is set to '0' or if the FIFO mode is disabled, the TxRdy bit of the FIFORDY2 register will be read as '0' when there are no characters in the transmit FIFO or transmit holding register. The TxRdy bit of the FIFORDY2 register will be read as '1' after the first character is loaded into the transmit register.

The corresponding RxRdy bit of the FIFORDY2 register will be read as '0' when there is at least 1 character in the receive FIFO. The RxRdy bit of the FIFORDY2 register will be read as '1' when there are no more characters in the receiver.

Bit	Symbol	Description	Access	Reset Value
7	RXRDY8	RXRDY channel 5-8	R	1111
6	RXRDY7			
5	RXRDY6			
4	RXRDY5			
3	TXRDY8	TXRDY channel 5-8	R	0000
2	TXRDY7			
1	TXRDY6			
0	TXRDY5			

Table 4-20: FIFO Ready Status Register 2 (FIFORDY2)

5 Baud Rate Programming

The basic formula of baud rate programming is:

$$BaudRate = 7.3728MHz \div ((16 \times DIVISOR) \times (1 + 3 \times MCR_Bit7))$$

The baud rate is programmable individually for each channel.

The divisor value is programmed into the MSB and LSB Divisor Latch Register (Register Set 2 of each channel).

See the note below for programming the MCR (Modem Control Register) bit 7.

After reset for each channel the MCR bit 7 defaults to '1' and the value of the MSB and LSB Divisor Latch Registers results in a divisor value of 0xFFFF.

Baud Rate MCR bit 7 = 1	Baud Rate MCR bit 7 = 0	Divisor DLM, DLL
50	200	0x0900
75	300	0x0600
150	600	0x0300
300	1200	0x0180
600	2400	0x00C0
1200	4800	0x0060
2400	9600	0x0030
4800	19.2K	0x0018
7200	28.8K	0x0010
9600	38.4K	0x000C
14.4K	57.6K	0x0008
28.8K	115.2K	0x0004
38.4K	153.6K	0x0003
57.6K	230.4K	0x0002
115.2K	460.8K	0x0001

Table 5-1 : Baud Rate Programming Table

The highest data rate of the TIP866-10(-ET) is 115.2Kbaud because of the used RS232 Line Drivers and Receivers.

For data rates higher than 115.2Kbaud, MCR bit 7 must be set to '0' (TIP866-11(-ET) / TIP866-20(-ET) only).

Access to the DLM, DLL registers must be enabled in the LCR register.

These steps should be used to modify the DLM, DLL registers:

- Write 0x80 to LCR register (enable access to DLM, DLL registers)
- Modify DLM, DLL registers
- Write normal operation byte value to LCR register

The MCR (Modem Control Register) bits 5-7 must be enabled for modifying by setting EFR (Enhanced Feature Register) bit 4.

These steps should be used to modify MCR bit 7:

- Write 0xBF to LCR register (enable access to EFR register)
- Set EFR register bit 4 to '1' (enable modification of MCR bits 5-7)
- Write 0x00 to LCR register (enable access to MCR register)
- Modify MCR bit 7
- Write 0xBF to LCR register (enable access to EFR register)
- Set EFR register bit 4 to '0' (Latch MCR bit setting)
- Write normal operation byte value to LCR register

6 Pin Assignment – I/O Connector

6.1 50 pin I/O connector TIP866-10 (-ET) (RS232) / -11 (-ET) (TTL)

Pin	Signal TIP866-10 (-ET) (RS232) Signal TIP866-11 (-ET) (TTL)	Comment TIP866-10 (-ET) (RS232)	Comment TIP866-11 (-ET) (TTL)
1	GND	Signal Ground	Signal Ground
2	TXD1	Active low	Active high
3	RXD1	Active low	Active high
4	RTS1	Active high	Active low
5	CTS1	Active high	Active low
6	GND	Signal Ground	Signal Ground
7	TXD2	Active low	Active high
8	RXD2	Active low	Active high
9	RTS2	Active high	Active low
10	CTS2	Active high	Active low
11	GND	Signal Ground	Signal Ground
12	TXD3	Active low	Active high
13	RXD3	Active low	Active high
14	RTS3	Active high	Active low
15	CTS3	Active high	Active low
16	GND	Signal Ground	Signal Ground
17	TXD4	Active low	Active high
18	RXD4	Active low	Active high
19	RTS4	Active high	Active low
20	CTS4	Active high	Active low
21	GND	Signal Ground	Signal Ground
22	TXD5	Active low	Active high
23	RXD5	Active low	Active high
24	RTS5	Active high	Active low
25	CTS5	Active high	Active low
26	GND	Signal Ground	Signal Ground
27	TXD6	Active low	Active high
28	RXD6	Active low	Active high
29	RTS6	Active high	Active low
30	CTS6	Active high	Active low
31	GND	Signal Ground	Signal Ground
32	TXD7	Active low	Active high
33	RXD7	Active low	Active high

Pin	Signal TIP866-10 (-ET) (RS232) Signal TIP866-11 (-ET) (TTL)	Comment TIP866-10 (-ET) (RS232)	Comment TIP866-11 (-ET) (TTL)
34	RTS7	Active high	Active low
35	CTS7	Active high	Active low
36	GND	Signal Ground	Signal Ground
37	TXD8	Active low	Active high
38	RXD8	Active low	Active high
39	RTS8	Active high	Active low
40	CTS8	Active high	Active low
41	GND	Supply for Transition Module	Supply for Transition Module
42	+5V	Supply for Transition Module	Supply for Transition Module
43	DCD1	Active high	Active low
44	DTR1	Active high	Active low
45	RI1	Active high	Active low
46	DSR1	Active high	Active low
47	DCD2	Active high	Active low
48	DTR2	Active high	Active low
49	RI2	Active high	Active low
50	DSR2	Active high	Active low

Table 6-1 : Pin Assignment I/O Connector TIP866-10 (-ET) (RS232) / -11 (-ET) (TTL)

6.2 50 pin I/O connector TIP866-20 (-ET) (RS422)

Pin	Signal TIP866-20 (-ET) (RS422)	Comment
1	GND	Signal Ground
2	TxD1-	RS422-
3	TxD1+	RS422+
4	RxD1-	RS422-
5	RxD1+	RS422+
6	GND	Signal Ground
7	TxD2-	RS422-
8	TxD2+	RS422+
9	RxD2-	RS422-
10	RxD2+	RS422+
11	GND	Signal Ground
12	TxD3-	RS422-
13	TxD3+	RS422+
14	RxD3-	RS422-
15	RxD3+	RS422+
16	GND	Signal Ground
17	TxD4-	RS422-
18	TxD4+	RS422+
19	RxD4-	RS422-
20	RxD4+	RS422+
21	GND	Signal Ground
22	TxD5-	RS422-
23	TxD5+	RS422+
24	RxD5-	RS422-
25	RxD5+	RS422+
26	GND	Signal Ground
27	TxD6-	RS422-
28	TxD6+	RS422+
29	RxD6-	RS422-
30	RxD6+	RS422+
31	GND	Signal Ground
32	TxD7-	RS422-
33	TxD7+	RS422+
34	RxD7-	RS422-
35	RxD7+	RS422+
36	GND	Signal Ground
37	TxD8-	RS422-
38	TxD8+	RS422+
39	RxD8-	RS422-

Pin	Signal TIP866-20 (-ET) (RS422)	Comment
40	RxD8+	RS422+
41	GND	Signal Ground
42-50	N.C.	No connection

Table 6-2 : Pin Assignment I/O Connector TIP866-20 (-ET) (RS422)

On board signal termination between RxD+ and RxD- is 120 ohms for each channel.