16x/8x ADC, 8x/4x DAC and 14x Digital I/O

  • Standard single-width PMC module
  • 16 or 8 channel analog input
    • True differential
    • 16 bit A/D converter
    • Simultaneous sampling
    • ±5 V and ±10 V ranges
    • Sampling rate up to 200 ksps
    • Oversampling capability with digital filter
    • Sequencer mode available
  • 8 or 4 channel analog output
    • Single-ended
    • 16 bit D/A converter
    • Simultaneous update
    • 0 V … 5 V, 0 V … +10 V, 0 V … +10.8 V, ±5 V, ±10 V and ±10.8 V ranges
    • Typ. settling time of 10 μs
    • Sequencer mode available
  • 14 channel digital I/O
    • Tri-state 5 V-tolerant TTL
    • Pull resistors to 3.3 V, 5 V, GND and floating
    • Input event detection
  • DMA support
  • Factory calibration data available in EEPROM
  • Analog I/O hardware correction function available
  • external synchronization via digital I/O lines
    and trigger signals via P14 I/O
  • Front panel I/O (Mini D Ribbon (MDR68) type connector)

Product status: Active

Operating Temperature Range -40 °C to +85 °C RoHS compliant

The TPMC532 is a standard single-wide PCI Mezzanine Card (PMC) compatible module providing 16 or 8 channels of simultaneous sampling true differential bipolar 16bit analog input, 8 or 4 channels of simultaneous update single-ended unipolar/bipolar 16bit analog output and 14 channels of tri-state 5V-tolerant TTL digital input/output. All signals are accessible through a Mini D Ribbon (MDR68) type front I/O connector.

The PMC-Connectors P11 and P12 provide access to the control logic via a 32bit 33MHz PCI link.

The ADCs offer true differential inputs with software selectable ±5V and ±10V bipolar input voltage ranges (one common setting for all eight channels of each ADC). The maximum sample rate of the ADCs is 200kSPS and they offer an oversampling capability with digital filter.

The DACs offer software selectable 0-5V, 0-10V, 0-10.8V, ±5V, ±10V and ±10.8V output voltage ranges (individual setting for each of the four channels of each DAC). The settling time is typically 10µs and the DAC channels are capable to drive a load of 2kOhm, with a capacitance up to 4000pF.

Each TPMC532 is factory calibrated. The correction data is stored in an on-board serial EEPROM unique to each PMC module. These correction values can be used to perform a hardware correction of every analog-to-digital and digital-to-analog conversion. Additionally, a temperature sensor on-board can be used to compensate temperature dependent errors.

The TPMC532 provides two Sequencers, one for AD Conversions and another one for DA Conversions. To perform periodic simultaneous conversions the conversion rates are programmable and can be output to other modules on PMC Back I/O Connector P14 or Front I/O Connector DIO pins for synchronization purposes. The TPMC532 can also operate as a target which means that the conversion rates can be sourced from P14 or Front I/O, created by another module.

A Frame Trigger signal, which can also either be generated by the TPMC532 and output on P14/Front I/O or generated by other modules and input from P14/Front I/O, can be used to synchronize ADC frames and DAC frames.

The signals on PMC Back I/O Connector P14 are ESD protected and driven or read by tri-state 5V-tolerant TTL buffers.

To be able to collect ADC frames and to output DAC frames the TPMC532 provides input and output FIFOs. Data transfer on the PCI bus is handled by TPMC532 initiated block transfer mode DMA cycles with minimum host/CPU intervention.

The 14 Digital TTL tri-state I/O lines with 4.7kOhm pull resistors are ESD protected. The voltage, the pull resistors are connected to, is programmable by software and can be 3.3V, 5V, GND or floating level (one common setting for all fourteen Digital I/Os).

All 14 DIOs can be programmed whether to have their Digital I/O transmitters enabled or disabled individually per I/O line. The Digital I/O receivers are always enabled, so each DIO level can always be monitored and can generate an interrupt, triggered on rising edge, falling edge or both. Additionally, a debounce filter can be configured to get rid of bounce on the Digital I/O lines.

Mechanical Interface

PCI Mezzanine Card (PMC) Interface confirming to IEEE P1386/P1386.1
Standard single-wide

Electrical Interface

PCI Rev. 3.0 compatible; 33MHz / 32bit PCI; Initiator/Target; 3.3V and 5V PCI Signaling Voltage


Spartan-6 (Xilinx)


AD7609 (Analog Devices)


AD5754R (Analog Devices)

Digital I/O

74LVT126 (NXP)

FPGA Configuration

32 Mbit Serial Flash
W25Q32JV (Winbond)

Correction Data

16 Kbit Serial EEPROM
M93C86-W (ST)

Number of ADC Channels

TPMC532-10R: 16
TPMC532-20R: 8

Input Voltage Range

±5V and ±10V

Sample Rate


Number of DAC Channels

TPMC532-10R: 8
TPMC532-20R: 4

Output Voltage Ranges

±5V, ±10V, ±10.8V, +5V, +10V and +10.8V

Settling Time


Number of DIO Channels


Driver Level

LVTTL (3.3V)


5V tolerant

Source Current


Sink Current


Front I/O

68-pin Mini D Ribbon (MDR) (3M N10268-52E2PC or compatible)

P14 Back I/O

64-pin Mezzanine Connector (Molex 71436-2864 or compatible)

Power Requirements

350mA max. @ +5V DC (without I/O Load)

Temperature Range

Operating: -40°C to +85°C
Storage: -40°C to +85°C

Weight 1)

75.9 g to 76.8 g


5 – 95% non-condensing


511 000 h to 526 000 h


1) depends on variant, for further details see User Manual



16 Analog Inputs (16 bit), 8 Analog Outputs (16 bit), 14 TTL I/O

16 differential analog inputs; 16 bit; simultaneous sampling; programmable ranges up to +/-10.8 V; 8 analog outputs; 16 bit; simultaneous update; programmable ranges up to +/-10 V; 14 TTL I/O; factory calibrated; Front I/O via MDR68 connector


8 Analog Inputs (16 bit), 4 Analog Outputs (16 bit), 14 TTL I/O

8 differential analog inputs; 16 bit; simultaneous sampling; programmable ranges up to +/-10.8 V; 4 analog outputs; 16 bit; simultaneous update; programmable ranges up to +/-10 V; 14 TTL I/O; factory calibrated; Front I/O via MDR68 connector


MDR68 Cable

MDR68 Terminal Block

Cable Kit for Modules with MDR68 Connector


Device Driver for Multifunction Board Family (DAC, ADC and Digital I/O)

Data Sheet

Data Sheet

Data Sheet - Issue 1.0.3

User Manual

User Manual - Issue 1.0.6